WD16 MICROCOMPUTER

: 54

(Using MCP 3-Chip Microprocessor Set)

PROGRAMMER'S REFERENCE MANUAL

WESTERN Ø DIGITAL

CORPORATION

DWM-00100-04

WD1600 MICROCOMPUTER

1.54

(Using MCP 3-Chip Microprocessor Set)

PROGRAMMER'S REFERENCE MANUAL

4 OCTOBER 1976

2 N N

©1977-WESTERN DIGITAL CORP. NEWPORT BEACH, CA. 92663



TABLE OF CONTENTS

CHAPTER ONE - GENERAL Abbreviations Processor Status Word Registers

CHAPTER TWO - INTRODUCTION Addressing Modes Stack Operations Interrupt Lines Priority Mask External Status Register Power Up Options Halt Options User Bootstrap Routine System Error Traps Reserved Core Locations

CHAPTER THREE - OP CODES Format 1 Op Codes Format 2 Op Codes Format 3 Op Codes Format 4 Op Codes Format 5 Op Codes Format 6 Op Codes Format 7 Op Codes Format 8 Op Codes Format 9 Op Codes Format 10 Op Codes Format 11 Op Codes

APPENDIX A - Numeric Op Code Table	-	A1
APPENDIX B - Assembler Notes		B1
APPENDIX C - Programming Notes		C1
APPENDIX D - Microm State Code Functions		D1
APPENDIX E - Op Code Timings		El

PAGE

1.1

2.1

3.1

CHAPTER 1 - GENERAL

The WD1600 microcomputer is a 16 bit machine with both word and byte addressing, an automatic push down hardware stack, vectored interrupt handling, eight 16 bit registers, and PC relative addressing. A byte is defined as 8 bits, and a word is defined as 2 bytes. A memory address increment of one is an increment of 1 byte. An address increment of two is an increment of 1 word. Word addresses always start on even bytes. For any memory location the even byte is the least significant byte. Bit \emptyset is defined as the LSB of a memory location.

(MSB)

	15	8	7	ø	(LSB
i tu Ni zi	High	Byte	Low Byte		.8
I	Byte Add:	ress	Byte Address		•

Word Address X (EVEN)

Unless otherwise stated, word addressing is implied. All addresses and op codes are done in hex unless otherwise stated. All hex numbers are enclosed within double quotes.

LEGEND OF ABBREVIATIONS

- REG = Register
- SRC = Source Address

2

- (SRC) = Contents of Source Address
- DST = Destination Address

الشرحية أتجرأ الجرماني وال

- (DST) = Contents of Destination Address
- (SRC) B = Contents of Source Byte Address

(DST) B = Contents of Destination Byte Address

- × = Ones Complement of X
- x = Twos Complement of X
- $\Delta = Logical And$
- = Logical Or
- 2 = Exclusive or
- = Indirect
- = Push
- = Pop
- = Destination Direction
- + = Addition
- = Subtraction
- # = Multiplication
- = Division
- : = Double Precision Chain Link

PROCESSOR STATUS WORD

A 16	bit P	rocessor	Status	(PS)	Word	exists.	The format	: 15	as	follows:	1.;
15		8	_ 7 . "		4 3	2 1 🕯		e 15			
Ext.	Statu	s Reg.	A	LU	N	8 V C		\$ ×			
			1 (1) (1) (1) (1)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							

Where bits 8-15 are the contents of the external status register (see chapter 2), bits 4-7 are the status of the microprocessor ALU flags, and bits \emptyset -3 are the status of the condition indicators at the time the PS is formed. The ALU flags are of no use or concern to the programmer. They are stored along with the condition indicators automatically as a function of the micro-op. The four condition flags are updated during the execution of most op codes, and are used by the branch instructions to test for valid branch conditions. The exact status of each indicator is defined along with the descriptions of individual op codes in chapter 3. In general, however, the indicators are set by the following conditions:

- N = set if the MSB of the result is set.
- Z = set if the result is zero.

V = set if arithmetic overflow (underflow) occurs during addition (subtraction) Set to exclusive -or of N and C indicators otherwise.

C= set if carry (borrow) occurs during addition (subtraction). Also set to last bit shifted out during a shift operation.

REGISTERS

3

There are 8 registers in the WD1600. All are 16 bits long. Six can be based as either accumulators or index registers, one is the stack pointer (SP), and one is the program counter (PC). The registers are numbered $R\emptyset - R7$ with R6 = SP and R7 = PC. The register set is usually referred to in the following manner: $R\emptyset - R5$, SP, PC.

CHAPTER TWO - INTRODUCTION

ADDRESSING MODES

In general there are 8 addressing modes for both source and destination addressing. Not all op codes accept all 8 modes (see chapter 3). Those that do use the following format: 3 bits for the index register ($R\emptyset - R5$, SP, PC) and 3 bits for the mode. The mode bits are the upper 3 bits of the 6 bit set. The modes are defined below. The numbers in parenthesis refer to notes that follow the definitions.

MODE	NAME S	MBOLIC	DESCRIPTION
ø	Direct Register	REG	REG is or contains operand.
1	Indirect Register	ØREG	REG contains address of operand
2	Auto-increment	(REG) +	REG contains address of operand. REG is post-incremented (1).
3	Auto-increment deferred	@(REG)+	REG contains address of add- ress of operand. REG is post- incremented by 2.
4	Auto-decrement	- (REG)	REG is predecremented (1). REG then contains address of operand.
5	Auto-decrement deferred	@- (REG)	REG is predecremented by 2. REG then contains address of address of operand.
6	Indexed register	X (REG)	Contents of REG plus X is address of operand (2).
7	Indexed register deferred	@x (REG)	Contents of REG plus X is address of address of operand (2).

NOTE 1: For word operations the increment/decrement is 2. For byte operations the increment/decrement is 1 unless the index register is SP or PC. In this case the increment/decrement is always 2.

NOTE 2: The contents of REG remain unchanged.

When using PC as the index register the assembler accepts the following 4 formats in place of the formats mentioned above for ease of programming.

MODE	NAME	SYMBOLIC	DESCRIPTION
2	Immediate	#N	Operand N follows op code.
3	Absolute	0 #N	Address of operand is N and it
6	Relative	Ă "	follows the op code in memory. PC relative offset to address A, which contains operand, follows op code.
7	Relative deferred	0A	PC relative offset to address A, which contains address of operand, follows the op code.

The 8 modes are referred to as Source Mode \emptyset to Source Mode 7 (SMØ -SM7) and Destination Mode \emptyset to Destination Mode 7 (DMØ -DM7). In Chapter 3 these modes are referred to in general terms during op code definitions as "SRC" and "DST". STACK OPERATIONS

Although automatic stack operations are provided for, no specific area of memory is set aside for the stack. The user must assign an area of memory by loading the stack pointer with the top address of the designated stack area. Stack operations are pushdown pop-up operations with predecrements and post-increments of SP. Stack operations may also be executed explicitly by using SP as an index register with op codes that allow SMØ - SM7 and/or DMØ - DM7 addressing.

When pushing the PS the word is formed just prior to the push. When popping the PS the condition indicators and interrupt enable flag are set to the status of the appropriate bits in the popped PS. Other than that the popped PS goes nowhere. Unless otherwise stated popping the PS from the stack performs the above mentioned operations and only the above mentioned operations.

When pushing the PC onto the stack PC will be set to the address of the op code that follows the op code that caused the push. There are cases where some op code formats can alter this rule. They generally involve advanced programming techniques. A few are mentioned in appendix C. In particular, system errors that are caused by programming errors and not real time error conditions will push a PC that points to the op code that follows the op code that caused the error. The stored PC must be decremented by two to get the address of the offending op code.

INTERRUPT LINES

There are 4 interrupt lines available to the system. They are labeled IØ - I3. These lines are assigned functions as follows:

10 = Vectored interrupt line Il = Nonvectored interrupt line 12 = Enable/disable for IØ and I1. I3 = Halt switch

The priority among the lines is as follows:

13, 11A12, 19A12.

Note that I3 is always enabled. Note also that the nonvectored interrupt has priority over the vectored interrupt. The system is currently set up so that power fail and a real time clock can be assigned to II, and up to 16 devices assigned to 10. The two interrupts operate as follows:

A) Nonvectored Interrupt (I1)

PS and PC are pushed onto the stack. I2 is disabled. The external status register is tested for a power fail. If power fail is true PC is fetched from location "14". If power fail is false PC is fetched from location "2A", and a microm state code is transmitted to clear the line clock (see appendix D).

B) Vectored Interrupt (IØ)

PS and PC are pushed onto the stack. I2 is disabled. An Interrupt Acknowledge is executed, and the device code of the interrupting device is read in and stripped to bits 1-4. PC is fetched from location

NOTE: Although only a 4 bit device code is currently used, a minor microm change can allow a device code of from 1-15 bits.

"28" and the device code is added to it. The contents of this intermediate location are read in and added to PC to form the final address. Each intermediate location is a table entry that contains the PC relative offset from the start of the device handler routine to itself. The absolute address of the start of the table is in location "28".

PRIORITY MASK

Associated with the interrupts is a priority interrupt mask. This is a 16 bit mask where each bit position represents a priority level. Each priority level can be assigned to one or more devices. A one in any bit position can represent an interrupt enable or disable for its associated devices as the hardware dictates. The SAVS, RSTS, and MSKO op codes each alter the mask. When the mask is altered it is written into location "2E" for storage. While the mask is on the bus a microm state code is transmitted (see appendix D) to signal the I/O devices that a new mask is being transmitted. Each device can then look at its assigned mask bit while the memory write to location "2E" is taking place. Whether or not the mask feature is actually used by the I/O devices in no way alters the operations of the op codes mentioned above.

EXTERNAL STATUS REGISTER

As a part of the hardware external to the CPU the External Status Register supplies the CPU, upon demand, with information about the **status** of certain hardware areas. This register is gated onto the bus when its associated microm state code is present (see appendix D). The format of the register is as follows:

Bit 7 = Power Fail Status
Bit 6 = Bus Error (Time Out) Status
Bit 5 = Parity Error Status
Bit 4 = I2 Interrupt Line Status
Bit 3 = Halt Option Jumper #2
Bit 2 = Halt Option Jumper #1
Bit 1 = Power Up Option Jumper #2
Bit g = Power Up Option Jumper #1

Bits 8-15 are don't care. Bits 5-7 are real time error conditions that also generate a system reset (see next section). Bit 4 is the interrupt enable status. The jumpers can be logic units, switches, or hard wired jumpers as the user wishes. The various options associated with the 4 jumpers are discussed later.

POWER UP OPTIONS

A system reset indicate one of 4 conditions: power fail, bus error, parity error, or power up. There are 2 levels of power fail possible in this system (see appendix C): minor and major. Only a major power fail generates a system reset. Both types set bit 7 in the External Status Register. The following steps are performed after a system reset.

A1) Trace and wait flags are reset if on.A2) The external Status Register is fetched.

З

A3) The Line-clock-clear state code is transmitted.

A4) I2 is reset.

A5) If power fail bit is set go to D1.

A6) If bus error bit is set go to C1.

A7) If parity error bit is set go to B1.

A8) Go to D2 otherwise.

B1) Push PS and PC onto stack.

B2) Fetch PC from location "12" and begin execution.

- C1) Push PS and PC onto stack.
- C2) Fetch PC from location "18" and begin execution.
- D1) Wait until power fail status = \emptyset .
- D2) Send a system reset microm state code.

D3) Wait 300 cycles.

D4) Execute power up option 1,2,3 or 4 per jumpers.

For a proper initial power up either bit 7 must be set or bits 5-7 must be reset when the system reset line is released.

The 4 power up options are as follows:

JUMPERS		OPERATION
ØØ	н Э	Execute user bootstrap routine.
ø1		Pick up RØ-R5, SP, PC, and PS from memory
	E. C.	locations $g'-"1g"$.
1ø		Execute selected halt option.
11	а ,	Fetch PC from location "16".

HALT OPTIONS

When the halt switch (I3) is set during program execution one of 4 halt options is selected. The halt op code* and power up option #2 also select the halt option specified. The options are as follows:

JUMPERS	OPERATION
øø	Execute user bootstrap routine
Øl	Save RØ-R5,SP,PC and PS in memory locations Ø-"1Ø". Wait until I3 = Ø, then restore RØ- R5,SP,PC and PS from memory locations Ø-"1Ø".
1ø	Lock up processor (requires a system reset to clear)
11	Fetch new PC from location "16".
*NOTE: Condition	al. See Chapter 3.

USER BOOTSTRAP ROUTINE

When the user bootstrap routine is selected as an option the system creates the starting address by placing address "CØØØ" in PC and then replacing bits 8-13 with the contents of the 6 bit External Address Register. This register is gated in with a microm status code (see appendix D). It allows the user 64 different starting addresses in the range "CØØØ" to "FFØØ".

SYSTEM ERROR TRAPS

With the exception of the major power fail error that is a function of a system reset, all error conditions perform a common routine as outlined below. A non-vectored interrupt and some op codes also use this routine. The numbers in parenthesis refer to notes that follow the table.

- 1) PS is pushed onto the stack
- 2) PC is pushed onto the stack
- 3) PC is fetched from location X where "X" is from the following table

(1) (2) (3) "12" for bus error PC (1) (2) (3) "14" for nonvectored interrupt power fail PC (1) (2) (3) "18" for parity error PC (1) (2) (3) "1A" for reserved op code error PC (1) (2) (3) "1C" for illegal op code format error PC (1) (2) (3) "1E" for XCT error PC (1) (2) "2g" for XCT trace PC (1) (2) "2g" for NCT trace PC (1) (2) "2A" for nonvectored interrupt PC (1) (2) "2C" for BPT PC

NOTE 1: wait flag reset if on NOTE 2: trace flag reset if on NOTE 3: interrupt enable (I2) reset if on

The meaning of the wait and trace flags is discussed in chapter 3. Note that the nonvectored interrupt power fail PC is a minor power fail condition, not a major one. See appendix C for full detail on how to include both major and minor power fail conditions in the hardware.

RESERVED CORE LOCATIONS

The following is a complete list of memory locations that are reserved for specific system functions or options. Byte addresses are given.

RESERVED FUNCTION
ng of ch pc and pc for nower un/halt options
Ry - R5, SP, PC and P5 IOI power up/mare operand
bus error PC
nonvectored interrupt power fail PC
power up/halt option power restore PC
parity error PC
reserved op code PC
illegal op code format PC
XCT error PC
XCT trace PC
SVCA table address
SVCB PC
SVCC PC
vectored interrupt (IØ) table address
nonvectored interrupt (I1) PC
BPT PC
I/O priority interrupt mask
reserved for floating point option

CHAPTER 3 - OP CODES

This chapter is divided into a number of sections, each representing one class of op codes. At the beginning of each section there is a detailed description of the format for that class. A list of op codes and their base numeric values, less arguments, is also included. A detailed description of each op code in the class then follows.

FORMAT 1 OP CODES

Single word - no arguments

15	12 11	8	7	4	3 0
Ø		ø	Ø	5	OPC

There are 16 op codes in this class representing op codes "ØØØØ" to "ØØØF". Each is a one word op code with no arguments with the exception of the SAVS op code which is a two word op code. Word two of the SAVS op code is the I/O priority interrupt mask. The op codes and their mnemonics are:

BASE OP CODE	MNEMONIC
alalala	NOP
99999 1996 1	RESET
ania:2	IEN. TEN.
	IDS
ada A	HALT
	XCT
99995 00006	BPT
99990 30007	WFI
ddd8	RSVC
daag	RRIT
aaab	SAVE
adar	SAVS
adac	REST
aaan	RRTN
agae	RSTS
ØØØF	RTT
NOP	NO OPERATION
PODMAT -	NOP
FUNCTION :	No operations are performed
INDICATORS:	Unchanged
RESET	I/O RESET
and the second	
FORMAT:	RESET
FUNCTION :	An I/O reset pulse is transmitted
INDICATORS:	Unchanged

27	т. 1. И	v x y y 🐨 🕷
8		
*1	IEN	INTERRUPT ENABLE
	ГОРМАТ -	IEN
	FUNCTION :	The interrupt enable (I2) flag is set. Allows
		one more instruction to execute before inter-
		rupts are recognized.
та. Г	INDICATORS:	Unchanged
n, u M	IDS	INTERRUPT DISABLE
	FORMAT .	IDS
	FUNCTION:	The interrupt enable (I2) flag is reset.
*	1011012001	This instruction can honor interrupts, but
	94	the I2 bit in the PS that is stored on the stack
	ν.	is reset if an interrupt occurs.*
	INDICATORS:	Unchanged
т. Э	*Nome or one miching	e 12 will be set or reset during the IEN OF
1	NOTE: On some machine	e change will be valid immediately. not one op
te X = ₹	code later.	e change will be fulle indication if
j.	۰ ۲۰	and and a second se
w.	HALT	HALT A REAL AND A
	FORMAT	HALT
	FUNCTION .	Tests the status of the Power Fail bit in the
	FUNCTION	external status register. If the bit is set it
	14	is assumed that the HALT occured in a power fail
		routine, and the following operations occur:
· ·		1) The interrupt enable (T2) flag is reset
		2) The CPU waits until the Power Fail bit is rest
	:	2) The crowards where we lower full side of the
		by re is recover from tocation to y whe program
	÷	TE the never Enil bit is most then the CPU waits
Э		II The power fait bit is reset then the tro wards
		until the halt switch (13) is set. At that the
	:	the selected halt option (see chapter 2) is execut
	271 y	The interrupt enable flag is also reset.
	INDICATORS :	Unchanged
	XCT	EXECUTE SINGLE INSTRUCTION
a:		VCT
	FURMAT:	PC + QSP SP +
	OLFWITON ($PS \leftarrow RSP$, $SP +$
	:	Trace flag set.execute op code
		USP ASP + PS
	•	USP. OSP + PC
		Trace flag reset
		PC + (loc "20") if no error
5. W		$PC \approx (loc "lE")$ if error
980 g.	STINCTION -	PC and PS are popped from the stack. but 12 is no
	TORCTTON :	altered. The trace flag, which disables all inter
*.		munts except 13. is set. The op code is executed
721 1		PS and PC are pushed back onto the stack and PC
		is fetched from location "20". The trace flag is
14		reset If the program tries to execute a HALT . X
ананан алан алан алан алан алан алан ал		nom or WFT the attempt is aborted. PS and PC are
	×	DE TA OT MET CHE GEORGE TO MARTINE TO THE FIG HE
N/ 		2
141		

يې مېرې وې وې د اور د د د د پې مېرې وې وې د اور د د د د

54) 141

.

pushed	onto the stack	, and PC is fetched from location "1E" instead.
I2 is a INDICAT	lso reset. ORS:	Depends upon executed op code
BPT		BREAKPOINT TRAP
FORMAT		BPT
OPERAT	ON:	↓SP, @SP ←PS
		\neq SP, QSP \leftarrow PC
the system them of		PC + (loc "2C") PC and PC are nucled onto the stack PC is
FUNCTIO	PN :	fetched from location "2C"
INDICA	ORS :	Unchanged
WFI		WAIT FOR INTERRUPT
	i an in an	tata a second de la s
FURMAT	N •	The CPU loops internally without accessing
TORCIA		the data bus until an interrupt occurs. Program
		the WFI after the interrupt has been serviced.
27		The interrupt enable flag is also set.
INDICA	ORS :	Unchanged
SAVE	····	SAVE REGISTERS
-		CATE.
OPERAT	ON:	$+$ SP. Θ SP + R5
		↓ SP, @S P ← R4
		+ SP, @SP + R3
		\Rightarrow SP, @SP \leftrightarrow R2
		\forall SP, \forall SP \neq RL \forall SP, ∂ SP \neq ∂ ∂
FUNCTIO	N :	Registers R5 to R0 are pushed onto the stack.
INDICA	ORS :	Unchanged.
SAVS	and the second	SAVE STATUS
		CATE MACK
TORMAT		SAVE
		+ SP, @SP ** (loc "2E")
		(loc "2E") ← (loc "2E") V mask
		MSKO
EY)DMA W		HEN Registers R5 to RØ and the priority mask in locatio
		"2E" are pushed onto the stack. The old and new ma
		are ORED together and placed in location "2E".
N. 27.4		A mask out state code (see appendix D) is transmitt
· • • • • • • • • • • •	10 D.C	and the interrupt enable (12) flag is set.
INDICA	URD :	Unduande d
REST		RESTORE REGISTERS
FORMAT		REST
OPERAT	ON:	RØ ← @SP, SP ↑
	Ф	$R1 \leftarrow QSP, SP \uparrow$
		$R2 \neq 0$ SP, SP ⁺

R3 + @SP, SP + R4 + @SP, SP + R5 + @SP, SP +

FUNCTION: Registers Rg to R5 are popped from the stack, INDICATORS: Unchanged

RTT	RETURN FROM TRAP
BODNAT.	RTT
ODPRATON .	$PC \leftarrow RSP$, $SP +$
OPERATION:	DC + BSP SP +
	DC and DC are nonned from Stack
FUNCTION:	FC and ro are popped from season
INDICATORS :	N = Set per PS bit S
×	Z = Set per PS bit 2
	v = Set per PS bit 1
	C = Set per PS bit Ø
<u>RRTN</u>	RESTORE AND RETURN FROM SUBROUTINE
FODMAT -	RRTN
ODEDNATON.	סעכת
UPERATION:	
	PC + USP, SPA
FUNCTION:	Registers RØ to R5 and PC are popped from the stack
INDICATORS:	Unchanged
RRTT	RESTORE AND RETURN FROM TRAP
FORMAT:	RRTT
OPERATION:	REST
	RTT
FUNCTION :	Registers RØ to R5, PC and PS are popped
	from the stack.
TNDTCATOPS	Set per PS bits Ø - 3
INDICATORD.	
RSTS	RESTORE STATUS
	- / ,
FORMAT:	RSTS
OPERATION:	(LOC "2E") + @SP, SP +
	MSKO
	DEST
	All me colorite and is annot from the stack and
FUNCTION:	The priority mask is popped from the scack and
	restored to locaton "22". A MASK UUT State Code
х.	(See Appendix D) is transmitted. Registers Ng
	to R5, PC and PS are popped from the stack-
INDICATORS:	Set per PS bits Ø - 3
RSVC	RETURN FROM SUPERVISOR CALL (B or C)
PODNAM.	BCIC
FURMAT:	
UPERATION	
	52T
÷	RTT

FUNCTION:

INDICATORS:

Registers RØ to R5, PC and PS are popped from the stack with the saved SP bypassed. Set per PS bits $\emptyset - 3$

FORMAT 2 OP CODES

SINGLE WORD - 3 BIT REGISTER ARGUMENT

15	12	11 _.	8	7	3	2	0
ø		9	ſ	OPC			REG

There are 4 op codes in this class representing op codes " $\emptyset \emptyset I \emptyset$ " to " $\emptyset \emptyset 2 F$ ". Each is a one word op code with a single 3 - bit register argument. The op codes and their mnemonics are:

BASE OP CODE	MNEMONIC
	TAU .
Ø 9 1Ø	
ØØ18	RIN
ØØ2Ø	MSKO
ØØ28	PRIN A CONTRACT OF A CONTRACT.
IAK	INTERRUPT ACKNOWLEDGE
FORMAT:	IAK REG
FUNCTION:	An interrupt acknowledge (READ and IACK) IS
	executed, and the 16 bit code that is returned
14 · · · · · · · · · · · · · · · · · · ·	is placed in REG unmodified. Used with the
	nonvectored interrupt when the user does
	not wish to use the vectored format.
INDICATORS :	Unchanged
RTN	RETURN FROM SUBROUTINE
FORMAT:	RIN REG
OPERATION:	PC + REG
	REG ← @SP,SP↑
FUNCTION:	The linkage register is placed in PC and the
	saved linkage register is popped from the stack
	The register used must be the same one that was
a a to a	used for the subroutine call.
INDICATORS:	Unchanged
MSKO	MASK OUT
FORMAT:	MSKO REG
OPERATION:	$(LOC "2E") \leftarrow REG$
	The contents of me are written into location
FUNCTION:	"The contents of REG and a code (see appendix D)
	25 and a MAR OUT State code (See appendix D)
	15 Cransmittee.
INDICATORS :	Unchanged
PRTN	POP STACK AND RETURN
KODMAT -	PRTN REG
	TIMP + BSP
UPERATION:	SP + SP+(TMP*2)
5	
7	
	6

FUNCTION:

INDICATORS :

Twice the value of the top word on the stack is added to SP, and a standard RTN call is then executed. Unchanged

FORMAT 3 OP CODES

SINGLE WORD - 4 BIT NUMERIC ARGUMENT

15	12	11	8	7	4	3	Ø
					OPC	Τ	ARG

BASE OF CODE	HERMONIC
9939	LCC
<u>100 </u>	LOAD CONDITION CODES
FORMAT: FUNCTION:	LCC ARG The 4 indicators are loaded from bits $g-3$
INDICATORS :	N = Set per bit 3 of op code Z = Set per bit 2 of op code V = Set per bit 1 of op code

FORMAT 4 OP CODES

SINGLE WORD - 6 BIT NUMERIC ARGUMENT

15	12	11	· . ·	8	7	6	5		ø
Ø			Ø		OPC			ARG	

There are 3 op codes in this class representing op codes "ØØ4Ø" to "ØØFF". All 3 are supervisor calls. All 3 are one word op codes with a 6-bit numeric argument.

BASE OP CODE	MNEHONIC
0040	SVCA
GGRA	SVCB
aaca	SVCC
in the characteristic states in the character	
SVCA	SUPERVISOR CALL "A"
FORMAT:	SVCA ARG
OPERATION:	+SP, $@$ SP $+$ PS ; $+$ SP, $@$ SP+ PC
	$PC \neq (LOC "22") + (ARG *2)$
	$PC \neq PC + QPC$
FUNCTION:	PS and PC are pushed onto the stack. The
	contents of location "22" plus twice the value
	of the argument (which is always positive) is placed
~	in PC to get the table address. The contents
	of the table address is added to PC to get the
	final destination address. Each table entry is the
÷-	relative offset from the start of the desired
	routine to itself.
INDICATORS :	Unchanged
SVCB	SUPERVISOR CALL "B"
SVCC	SUPERVISOR CALL "C"
FORMAT:	SVCB ARG
	SVCC ARG
OPERATION:	TMPA + SP
	+ SP, @SP + PS
	$+$ SP, θ SP $+$ PC
	TMPB + SP
	$+$ SP, Θ SP $+$ TMPA
	SAVE
	RI + TMPB
.**	$R5 \leftarrow ARG^*2$
÷	$PC \leftarrow (LOC "24")$ if SVCB
	$PC \neq (LOC "26")$ if SVCC
FUNCTION :	PS and PC are pushed onto the stack. The value
	of SP at the start of op code execution is the
:	pushed followed by registers R5 to R0. The address
	of the saved PC is placed in RL, and twice the value
	of the 6-bit positive argument is placed in R5

PC is loaded from location "24" for SVCB or "26" for SVCC. Unchanged.

10

INDICATORS:

FORMAT 5 OP CODES

SINGLE WORD - 8 BIT SIGNED NUMERIC ARGUMENT



There are 15 op codes in this class representing op codes "Ø1ØØ" to "Ø7FF" and "8ØØØ" to "87FF". All are branches with a signed 8 bit displacement that represents the word offset from PC (which points to the op code that follows) to the desired branch location. The op codes consist on one unconditional branch, 8 signed conditional branches, and 6 unsigned conditional branches. No op code in this class modifies any of the indicator flags. Maximum branch range is +128, -127 words from the branch op code.

1. 1. 1.

BASE OF CODE	MNEMONIC	
ø1øø	BR	
Ø2ØØ	BNE	
Ø3ØØ	BEQ	
Ø4ØØ	BGE	
Ø5ØØ	BLT	н Т.
øgøø	BGT	
ø7øø	BLE	-
Bøøø	BPL and a second s	
81ØØ	BMI. A WAR	
82ØØ	BHI STATES	1.
8300	BLOS	
8400	BVC	
8500	BVS	
8600	BCC, BHIS	
87ØØ	BCS, BLO	
BR	BRANCH UNCONDITIONALLY	_
FORMAT .	BR DEST	
OPERATION :	PC + PC + (DISP + 2)	
FUNCTION :	Twice the value of the signed displacement	nt
	is added to PC.	
×	SIGNED BRANCHES	
BNE	BRANCH IF NOT EQUAL TO ZERO	
Б-О Б М В Ф -	BNE DEST	
ODERATION .	IF $z = \emptyset$, PC + PC + (DISP *2)	
OPERATION.		
BEQ	BRANCH IF EQUAL TO ZERO	
FORMAT:	BEO DEST	
OPERATION:	IFZ = 1, $PC + PC + (DISP *2)$	
OI LINIT LOW		
BGE	BRANCH IF GREATER THAN OR EQUAL TO ZERO	;
FORMAT	BGE DEST	
OPERATION .	IF $N \neq V = \emptyset$, PC + PC + (DISP *2)	

1).

BLTDRANCH IF LESS THAN ZEROFORMAT: OPERATION:DITDETDEST IF NFV = 1, PC + PC + (DISP *2)BGTDRANCH IF GREATER THAN ZEROFORMAT: OPERATION:DGTDETDET DETATION:DIEDRANCH IF GREATER THAN OR EQUAL TO ZEROPORMAT: OPERATION:DEST IF 2 V(NRY) = 1, PC + PC + (DISP *2)DFLDRANCH IF PLUSPORMAT: OPERATION:DEST IF 2 V(NRY) = 1, PC + PC + (DISP *2)DMIDRANCH IF MINUSPORMAT: OPERATION:DEST IF N = 1, PC + PC + (DISP *2)DMIDRANCH IF MINUSPORMAT: OPERATION:DEST IF N = 1, PC + PC + (DISP *2)DMIDRANCH IF LIGHERPORMAT: OPERATION:DEST IF CTZ = Ø, PC + PC + (DISP *2)DIOSDRANCH IF OVERFLOW CLEARPORMAT: OPERATION:DIS DEST IF CTZ = 1, PC + PC + (DISP *2)DVCDRANCH IF OVERFLOW CLEARPORMAT: OPERATION:DVS DEST IF V = Ø, PC + PC + (DISP *2)DVCDRANCH IF OVERFLOW CLEARPORMAT: OPERATION:IF V = 1, PC + PC + (DISP *2)DVSDRANCH IF OVERFLOW SET PORMAT: OPERATION:DVSDRANCH IF CARRY CLEARBHISDRANCH IF HIGHER OR SAMEFORMAT: OPERATION:IF V = Ø, PC + PC + (DISP *2)DVSDRANCH IF CLEARBHISDEST OPERATION:IF V = Ø, PC + PC + (DISP *2)BCCDEST OPERATION:IF C = Ø, PC + PC + (DISP *2)DVSDEST OPERATION:DEST OPERATION: <th></th> <th></th> <th></th>			
FORMAT: OPERATION:BLTDEST IF NVV $\pm 1, PC \pm PC \pm (DISP *2)$ BGTDRANCH IF GREATER THAN ZEROFORMAT: OPERATION:BGTDEST IF Z V(NVV) = $\emptyset, PC \pm PC \pm (DISP *2)$ BLEDRANCH IF LESS THAN OR EQUAL TO ZEROFORMAT: OPERATION:ELE IF ZV(NVV) = 1, PC + PC + (DISP *2)BFLDRANCH IF DLUSFORMAT: OPERATION:BPLDEMDRANCH IF N = $\emptyset, PC + PC + (DISP *2)$ BHIDRANCH IF MINUSPORMAT: OPERATION:BHI DEST IF N = $\emptyset, PC + PC + (DISP *2)$ DMIDRANCH IF MINUSPORMAT: OPERATION:BHI DEST IF N = 1, PC + PC + (DISP *2)DMIDRANCH IF HIGHERPORMAT: OPERATION:BHI DEST IF CVZ = $\emptyset, PC + PC + (DISP *2)$ DIOSDRANCH IF LOWER OR SAMEPORMAT: OPERATION:ELOS DEST IF CVZ = 1, PC + PC + (DISP *2)DVCDRANCH IF OVERFLOW CLEARPORMAT: OPERATION:IF V = $\emptyset, PC + PC + (DISP *2)$ DVCDRANCH IF OVERFLOW SETOPERATION:IF V = $\emptyset, PC + PC + (DISP *2)$ BUSDRANCH IF OVERFLOW SETOPERATION:IF V = $1, PC + PC + (DISP *2)$ BUSDRANCH IF HIGHER OA SAMEPORMAT: OPERATION:EVS DEST HIG DESTOPERATION:IF V = $1, PC + PC + (DISP *2)$ BUSDRANCH IF HIGHER OA SAMEPORMAT: OPERATION:IF C = $\emptyset, PC + PC + (DISP *2)$	BLT	BRAJ	NCH IF LESS THAN ZERO
OPERATION:IF NVV = 1, PC + PC + (DISP *2)BGTDRANCH IF GREATER THAN ZEROFORMAT:EGT DESTOPERATION:IF 2 ∇ (NEW) = \emptyset , PC + PC + (DISP *2)BLEDRANCH IF LESS THAN OR EQUAL TO ZEROPORMAT:ELZ DESTOPERATION:IF 2∇ (NEW) = 1, PC + PC + (DISP *2)BPLDRANCH IF PLUSPORMAT:EPL DESTOPERATION:IF N = 0, PC + PC + (DISP *2)BMIDESTOPERATION:IF N = 1, PC + PC + (DISP *2)BMIDESTOPERATION:IF N = 1, PC + PC + (DISP *2)UNSIGNED DRANCH IF HIGHERPORMAT:BHI DESTOPERATION:IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEPORMAT:BLOS DESTOPERATION:IF CVZ = 1, PC + PC + (DISP *2)BVCDEANCH IF OVERFLOW CLEARPORMAT:EVC DESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVCDESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVCDESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVCDESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)NCCDESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)NCCDEANCH IF ORMY CLEARBHISDEANCH IF CARRY CLEARBHISDEANCH IF CLEAR CLEARBHISDEANCH IF CLEAR CLEARCOTERATION:IF C = \emptyset , PC + PC + (DISP *2)	FORMAT -	BLT	DEST
BEANCH IF GREATER THAN ZENOPORMAT: OPERATION:DET IF Z V(NEW) = β , PC + PC + (DISP *2)BLEDRANCH IF LESS THAN OR EQUAL TO ZEROPORMAT: OPERATION:ELE IF ZV(NEW) = 1, PC + PC + (DISP *2)BFLDRANCH IF PLUSPORMAT: OPERATION:EPL IF N = β , PC + PC + (DISP *2)BHIDEANCH IF AINUSPORMAT: OPERATION:ENI IF N = β , PC + PC + (DISP *2)BHIDEANCH IF AINUSPORMAT: OPERATION:ENI IF N = 1, PC + PC + (DISP *2)BHIDEST UNSIGNED BRANCH FF AIGHERPORMAT: OPERATION:ENI IF CVZ = β , PC + PC + (DISP *2)BHIDRANCH IF LOWER OR SAMEPORMAT: OPERATION:ENS IF CVZ = 1, PC + PC + (DISP *2)BUCDRANCH IF OVERFLOW CLEARPORMAT: OPERATION:EVC IF V = 2, PC + PC + (DISP *2)BVCDEST OPERATION:FORMAT: OPERATION:DEST IF V = 1, PC + PC + (DISP *2)BVSDEST OPERATION:FVSDEST OPERATION:FVSDEST OPERATION:FVSDEST OPERATION:FVSDEST OPERATION:FVSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST OPERATION:FUSDEST<	OPERATION:	IF 1	1♥V # 1, PC + PC + (DISP * 2)
FORMAT: OPERATION:EGTDEST IF Z V(NW) = \emptyset , PC + PC + (DISP *2)HLEBRANCH IF LESS THAN OR EQUAL TO ZEROFORMAT: OPERATION:ELEDELBRANCH IF PLUSFORMAT: OPERATION:IF N = \emptyset , PC + PC + (DISP *2)BMIBRANCH IF NUUSFORMAT: OPERATION:IF N = \emptyset , PC + PC + (DISP *2)BMIBRANCH IF NUUSFORMAT: OPERATION:IF N = 1, FC + PC + (DISP *2)BMIBRANCH IF NUUSFORMAT: OPERATION:IF N = 1, FC + PC + (DISP *2)BMIBRANCH IF HIGHERFORMAT: OPERATION:BHI DEST IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:IF CVZ = 1, PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVCBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:EVS DEST IF V = \emptyset , PC + PC + (DISP *2)BUSBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:EVS DEST IF V = \emptyset , PC + PC + (DISP *2)BUSBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:IF C = \emptyset , PC + PC + (DISP *2)BUSBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:IF C = \emptyset , PC + PC + (DISP *2)	BGT	BRAI	NCH IF GREATER THAN ZERO
OPERATION:IF 2 $\forall (NEW) = \emptyset$, $PC + PC + (DISP *2)$ NLEERANCH IF LESS THAN OR EQUAL TO ZEROPORMAT:ELEDESTOPERATION:IF $2\forall (NEW) = 1$, $PC + PC + (DISP *2)$ BPLBRANCH IF PLUSPORMAT:OPERATION:IF $N = \emptyset$, $PC + PC + (DISP *2)$ BMIBRANCH IF NINUSPORMAT:OPERATION:IF $N = 1$, $PC + PC + (DISP *2)$ DMIBRANCH IF NINUSPORMAT:BHIOPERATION:IF $N = 1$, $PC + PC + (DISP *2)$ UNSIGNED BRANCHESBHIBRANCH IF HIGHERPORMAT:BHIDESTOPERATION:IF $CVZ = \emptyset$, $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEPORMAT:BLOSOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBESTOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARPORMAT:BVSOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BVSDESTOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTDESTOPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$	FORMAT	BGT	DEST
BLEFRANCH IF LESS THAN OR EQUAL TO ZEROFORMAT: OFERATION:BLEDEST IF 2V(NFV) = 1, PC + PC + (DISP *2)BFLBRANCH IF PLUSFORMAT: OFERATION:BPLDEST OFERATION:FORMAT: OFERATION:BMIDEST OFERATION:FORMAT: OFERATION:BMIDEST OFERATION:FORMAT: OFERATION:BMIDEST OFERATION:FORMAT: OFERATION:BMIDEST OFERATION:FORMAT: OFERATION:BHIDEST OFERATION:FORMAT: OFERATION:BHI DEST IF CVZ = Ø, PC + PC + (DISP *2)BLOS DERATION:BRANCH IF LOWER OR SAMEFORMAT: OFERATION:BLOS DEST IF CVZ = 1, PC + PC + (DISP *2)BVC DEVCBRANCH IF OVERFLOW CLEARFORMAT: OFERATION:IF V = Ø, PC + PC + (DISP *2)BVS DEST OFERATION:BRANCH IF OVERFLOW SETFORMAT: OFERATION:IF V = 1, PC + PC + (DISP *2)BVS BCC DEST OFERATION:BRANCH IF CARRY CLEARBMIS DEST OFERATION:BRANCH IF HIGHER OR SAMEFORMAT: OFERATION:BCC IF C = Ø, PC + PC + (DISP *2)BCC DEFERATION:IF C = Ø, PC + PC + (DISP *2)	OPERATION:	IF	$z \nabla (N \psi v) = \emptyset, PC + PC + (DISP *2)$
FORMAT: OPERATION:BLE IFDEST IF $ZV(NWV) = 1, PC + PC + (DISP *2)$ BFLBRANCH IF PLUSFORMAT: OPERATION:BPL IFPORMAT: OPERATION:BNI IFPORMAT: OPERATION:BNI IFPORMAT: OPERATION:BNI IFPORMAT: OPERATION:BNI IFDEST OPERATION:IFPORMAT: OPERATION:BNI IFPORMAT: OPERATION:BHI IF IFPORMAT: OPERATION:BHI IF IF IF OPERATION:PORMAT: OPERATION:BIOS IF IF OPERATION:PORMAT: OPERATION:BLOS IF IF OPERATION:PORMAT: OPERATION:BLOS IF IF OPERATION:PORMAT: OPERATION:BLOS IF IF OPERATION:PORMAT: OPERATION:BUS IF IF V IF OPERATION:PORMAT: OPERATION:BVC IF IF V IF V IF V IF V IF V IF OPERATION:PORMAT: OPERATION:BVC IF IF V IF V IF V IF V IF V IF V IF V IF OPERATION:PORMAT: OPERATION:BRANCH IF IF IF V IF V IF<	BLE	BRAI	NCH IF LESS THAN OR EQUAL TO ZERO
OPERATION:IF $2V(MVV) = 1$, $PC + PC + (DISP *2)$ BPLBRANCH IF PLUSFORMAT:EPLOPERATION:IF N = \emptyset , $PC + PC + (DISP *2)$ PMIBRANCH IF MINUSFORMAT:EMIOPERATION:IF N = 1, $PC + PC + (DISP *2)$ UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT:EHIOPERATION:IF CVZ = \emptyset , $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOSDERATION:IF CVZ = 1, $PC + PC + (DISP *2)$ BUCBRANCH IF OVERPLOW CLEARFORMAT:BVCDERATION:IF V = \emptyset , $PC + PC + (DISP *2)$ BVSBRANCH IF OVERPLOW SETOPERATION:IF V = 1 , $PC + PC + (DISP *2)$ BVSBRANCH IF OVERPLOW SETOPERATION:IF V = 1, $PC + PC + (DISP *2)$ BVSBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:SCDESTOPERATION:IF C = \emptyset , $PC + PC + (DISP *2)$ BCCBRANCH IF HIGHER OR SAMEFORMAT:SCDESTOPERATION:IF C = \emptyset , $PC + PC + (DISP *2)$	FORMAT:	BLE	DEST
BPLBRANCH IF PLUSFORMAT: OPERATION:BPL DEST IF N = \emptyset , PC + PC + (DISP *2)BMIBRANCH IF MINUSFORMAT: OPERATION:BMI DEST IF N = 1, PC + PC + (DISP *2) UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT: OPERATION:BHI DEST OPERATION:IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOS DEST IF CVZ = 1, PC + PC + (DISP *2)BVCBRANCH IF OVERFLOW CLEARPORMAT: OPERATION:BVC DEST IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETPORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETPORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETPORMAT: OPERATION:EVS DEST IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:EC DEST BHIS DEST OPERATION:FORMAT: OPERATION:IF C = \emptyset , PC + PC + (DISP *2)	OPERATION:	İP.	$Z\nabla(N\nabla V) = 1$, PC + PC + (DISP *2)
FORMAT: OPERATION:EPLDEST IF N = \emptyset , PC + PC + (DISP *2)BMIBRANCH IF MINUSFORMAT: OPERATION:BMIDEST IF N = 1, PC + PC + (DISP *2)BHIBRANCH IF NICHERPORMAT: OPERATION:BHIDEST OPERATION:BLOSBRANCH IF HIGHERFORMAT: OPERATION:BHI DEST IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOS DEST IF CVZ = 1, PC + PC + (DISP *2)BVCBRANCH IF OVERFLOW CLEARPORMAT: OPERATION:BVC DEST IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:EVS DEST IF V = 1, PC + PC + (DISP *2)BVSBRANCH IF CARRY CLEARBHISBRANCH IF IGHER OR SAMEFORMAT: OPERATION:EVS DEST IF V = \emptyset , PC + PC + (DISP *2)BVCBEANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:EC DEST BHIS DEST IF C = \emptyset , PC + PC + (DISP *2)	BPL	BRA	<u>ich if plus</u>
OPERATION:IF N = \emptyset , PC + PC + (DISP *2)BMIBRANCH IF MINUSFORMAT:BMI DESTOPERATION:IF N = 1, PC + PC + (DISP *2)UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT:BHI DESTOPERATION:IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOS DESTOPERATION:IF CVZ = 1, PC + PC + (DISP *2)BVCBRANCH IF OVERFLOW CLEARFORMAT:BVC DESTOPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETPORMAT:IF V = 1, PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT:IF V = 1, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCC DESTBHISBRANCH IF HIGHER OR SAMEFORMAT:IF C = \emptyset , FC + PC + (DISP *2)	FORMAT:	BPL	DEST
BMIBRANCH IF MINUSFORMAT: OPERATION:BMIDEST IF N = 1, FC + PC + (DISP *2) UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT: OPERATION:BHI DEST IF CVZ = \emptyset , PC + PC + (DISP *2)BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOS DEST IF CVZ = 1, PC + PC + (DISP *2)BVCBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVC DEST IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF V = \emptyset , PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF V = 1, PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF V = 1, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:IF C = \emptyset , FC + PC + (DISP *2)	OPERATION:	IF	$N = \emptyset$, PC + PC + (DISP *2)
FORMAT: OPERATION:BMIDEST IF N = 1, PC + PC + (DISP *2)UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT: OPERATION:BHIDEOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOS DEST IF $CVZ = 1, PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVC DEST IF $V = \emptyset, PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVC DEST IF $V = \emptyset, PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:BVS DEST IF $V = 1$, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:JC DEST IF $C = \emptyset, PC + PC + (DISP *2)$	BMI	BRAI	NCH IF MINUS
ADMANT: OPERATION:IF N = 1, PC + PC + (DISP *2)UNSIGNED BRANCHESBHIBRANCH IF HIGHERFORMAT: OPERATION:BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOSBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVCBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:BVSBRANCH IF CARRY CLEARBHISBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:BCCBRANCH IF HIGHER OR SAMEFORMAT: BHIS DEST OPERATION:JF C = Ø, PC + PC + (DISP *2)	FORME.	BMT	DEST
UNSIGNED BRANCHESBHIDRANCH IF HIGHERFORMAT:BHIDESTOPERATION:IF $CVZ = \emptyset$, $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOSDESTOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCDESTOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:SVSOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BVSBRANCH IF CARRY CLEARBHISBRANCH IF CARRY CLEARBHISBRANCH IF CARRY CLEARBHISDESTOPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$	OPERATION:	IF ?	N = 1, PC + PC + (DISP *2)
BHIDRANCH IF HIGHERFORMAT: OPERATION:BHIDEST IF $CVZ = \emptyset$, $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEFORMAT: OPERATION:BLOSDEST IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT: OPERATION:BVC DEST IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:EVS DEST IF $V = 1$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT: OPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT: OPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$:	UNS	IGNED BRANCHES
FORMAT:BHIDESTOPERATION:IF $CVZ = \emptyset$, $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOSDESTOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCDESTOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:EVSOPERATION:IFVSDESTOPERATION:IFVSBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTIFOPERATION:IFCDESTBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTDESTIFCJHISDESTIFCDESTDISTIFCDESTDISDISDESTBHISDESTDESTDISJEJEDESTDISTDESTDISTDESTDISTDESTDISTDESTDISTDESTDISTDESTDISTJE<	BHI	BRAI	CH IF HIGHER
FORMAT:BHIDESTOPERATION:IF $CVZ = \emptyset$, $PC + PC + (DISP *2)$ BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOSOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:EVSOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF OVERFLOW SETBHISBRANCH IF CARRY CLEARBHISBRANCH IF CARRY CLEARFORMAT:BCC DESTBHISDESTIF $C = \emptyset$, $PC + PC + (DISP *2)$			
BLOSBRANCH IF LOWER OR SAMEFORMAT:BLOS DESTOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVC DESTOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:BVS DESTOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCC DESTBHISBRANCH IF HIGHER OR SAMEFORMAT:IF $C = \emptyset$, $PC + PC + (DISP *2)$	FORMAT: OPERATION:	BHI IF ($DEST$ $CVZ = \emptyset, PC \leftarrow PC \leftarrow (DISP + 2)$
SIGSEXERCITE IN LONGINUM CALINEDFORMAT:DESTOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:BVSOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTIF $V = \emptyset$, $PC + PC + (DISP *2)$ BCCBRANCH IF HIGHER OR SAMEOPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$	DIOC	RPA	NCH TE LOWER OR SAME
FORMAT:BLOSDESTOPERATION:IF $CVZ = 1$, $PC + PC + (DISP *2)$ BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCOPERATION:IF $V = \emptyset$, $PC + PC + (DISP *2)$ BVSBRANCH IF OVERFLOW SETFORMAT:BVSOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTOPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$	<u></u>		
BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCOPERATION:IF $V = \emptyset$, PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT:BVSOPERATION:IF $V = 1$, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTDESTOPERATION:IF C = \emptyset , PC + PC + (DISP *2)	FORMAT:	BLOS IF (5 DEST $CVZ = 1. PC + PC + (DISP *2)$
BVCBRANCH IF OVERFLOW CLEARFORMAT:BVCOPERATION:IF $V = \emptyset$, PC + PC + (DISP *2)BVSBRANCH IF OVERFLOW SETFORMAT:BVSOPERATION:IF $V = 1$, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCBHISBRANCH IF HIGHER OR SAMEFORMAT:IF C = Ø, PC + PC + (DISP *2)	UT DIVIL 2011	a -	
FORMAT: OPERATION:BVCDEST 	BVC	BRAI	ICH IF OVERFLOW CLEAR
OPERATION:IF $V = \emptyset$, $PC + PC + (DISP - 2)$ BVSBRANCH IF OVERFLOW SETFORMAT:BVSDESTOPERATION:IF $V = 1$, $PC + PC + (DISP * 2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTOPERATION:IF $C = \emptyset$, $PC + PC + (DISP * 2)$	FORMAT:	BVC	DEST
BVSBRANCH IF OVERFLOW SETFORMAT:BVSOPERATION:IF V = 1, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTOPERATION:IF C = Ø, PC + PC + (DISP *2)	OPERATION:	TE. (7 = 9, FC + FC + (DISF - 2)
FORMAT:BVSDESTOPERATION:IF $V = 1$, $PC + PC + (DISP *2)$ BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCOPERATION:IF $C = \emptyset$, $PC + PC + (DISP *2)$	BVS	BRAN	ICH IF OVERFLOW SET
OPERATION:IF $V = 1$, PC + PC + (DISP *2)BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTOPERATION:IF C = Ø, PC + PC + (DISP *2)12	FORMAT:	BVS	DEST: Desta to a strate state of the
BCCBRANCH IF CARRY CLEARBHISBRANCH IF HIGHER OR SAMEFORMAT:BCCDESTOPERATION:IF C = \emptyset , PC + (DISP *2)12	OPERATION:	ÎF V	7 = 1, PC + PC + (DISP *2)
BHISBRANCH IF HIGHER OR SAMEFORMAT:BCCBHISDESTOPERATION:IF $C = \emptyset$, $PC \neq PC + (DISP *2)$ 12	BCC	BRAI	NCH IF CARRY CLEAR
FORMAT: BHIS DEST OPERATION: IF C = Ø, PC + (DISP *2) 12	BHIS	BRAI	NCH IF HIGHER OR SAME
BHIS DEST OPERATION: IF $C = \emptyset$, $PC \neq PC + (DISP * 2)$ 12	FORMAT .	BCC	DEST
OPERATION: IF C = Ø, PC + (DISP *2)		BHI	S DEST
12: 13:	OPERATION:		$C = \mathcal{O}, PC + PC + (DISP = 2)$
12			
	17		
		<i>i</i> .	12

.:

<u>л</u>

•

BCS	BRANCH IF CARRY SET
BLO	BRANCH IF LOWER
FORMAT:	BCS DEST
	BLO DEST

OPERATION:

IF C = 1, $PC \neq PC + (DISP *2)$

FORMAT 6 OP CODES

SINGLE WORD - SINGLE OPS - SPLIT FIELD - DMØ ONLY

<u>15</u>	9	8	6	5	4	3		0
	OPC BASE	R	EG	(OPC	CC	DUNT	

There are 12 op codes in this class representing op codes " $\emptyset 8 \emptyset \emptyset$ " to " $\emptyset 9 FF$ ", " $88 \emptyset \emptyset$ " to "89 FF", and " $8 E \emptyset \emptyset$ " to "8 FFF". There are 4 immediate mode op codes with a register as a destination, 4 multiple count single register shifts, and 4 multiple count double register shifts. In all op codes the actual count (or number in the case of the immediates) is the value of bits $\emptyset - 3$ plus one. Count is always a positive number in the range 1 - "10", but it is stored in the op code as $\emptyset -$ "F". All of these op codes are one word op codes with the op codes themselves split between bits 9-15 and 4-5.

In the case of the double shifts the 32 bit number (REG+1) : (REG) is the operand. If REG = PC then (REG+1) = $R\emptyset$.

BASE OF CODE	MNEMONIC
· · · · · · · · · · · · · · · · · · ·	
Ø8ØØ	ADDI
Ø81Ø	SUBI
Ø82Ø	BICI
Ø83Ø	MOVI
8899	SSR
8810	SSLR
882Ø	SSRA
8830	SSLA
SEØØ	SDRR
8E1Ø	SDLR
8E2Ø	SDRA
8E3Ø	SDLA
ADDI	ADD IMMEDIATE
	na se a la companya de la companya d Al companya de la comp
FORMAT:	ADDI NUMBER, REG
OPERATION:	$REG \leftarrow REG + COUNT + 1$
FUNCTION:	The stored number plus one is added to the
	destination register
INDICATORS:	N = Set if bit 15 of the result is set
· · · · · · · · · · · · · · · · · · ·	$Z = Set if the result = \emptyset$
	V = Set if arithmetic overflow occurs; i.e. set
	if both operands were positive and the sign of
•.	the result is negative
	C = Set if a carry was generated from bit 15
	of the result
5	
SUBI	SUBTRACT IMMEDIATE
FODMAT .	SUBI NUMBER. REG
OPEDATION	$REG \leftarrow REG = (COUNT + 1)$
	The stored number plus one is subtracted from
CUNCIDON:	the destination register
	the destination register

	san 27
INDICATORS :	N = Set if bit 15 of the result is set
	$Z = Set if the result = \emptyset$
:	V = Set if arithmetic underflow occurs; i.e. set
	if the operands were of opposite signs and
	the sign of the result is positive
	C = Set if a borrow was generate from bit 15
	of the result
BICI	BIT CLEAR IMMEDIATE
FORMAT:	BICI NUMBER, REG
OPERATION:	REG + REG Λ (COUNT + 1)
FUNCTION:	The stored number plus one is one's complemented
	and ANDED to the destination register
TNDTCATOPS	N = Set if bit 15 of the result is set
INDICATORS:	N = Det if bit is of an feature is set 7 = Set if the result = 0
	$\mathcal{U} = \mathcal{D} \in \mathcal{U} \cap \mathcal{U} \in \mathcal{U} \in \mathcal{U} \cap \mathcal{U} = \mathcal{D}$
	V - Resel
	C = Unchanged
MOVI	MOVE IMMEDIATE
FORMAT:	MOVI NUMBER, REG
OPERATION:	$REG \leftarrow COUNT + 1$
FUNCTION:	The stored number plus one is placed in
-,	the destination register
INDICATORS :	N = Reset
	Z = Reset
	V = Reset
	C = Unchanged
SSRR	SHIFT SINGLE RIGHT ROTATE
TO DUT III.	
FURMAT:	A 17-bit might motate is done stored count+1
FUNCTION :	A 17-DIL HIGHL IDLALE IS able Scoled count -
	Lines on Abord-riag. The C-riag is shirted into
	bitted out of DEC bit d
	SHILTED OUT OIL REG DIT 0; W - Only if with 7 of DDC in only
INDICATORS:	N = Set 11 Dit 7 OI ALG 1S Set
	Z = Set IT Rev = 9
	v = Set to exclusive of of N and C flags
	C = Set to the value of the last bit shifted
•	out of REG bit Ø
SSLR	SHIFT SINGLE LEFT ROUTINE
FORMAT .	SSLR REGX COINT
FUNCTION.	A 17-bit left rotate is done stored count+1
101101120111	times on C-Flag:REG. The C-Flag is shifted
	into bit Ø of REG and the C-Flag gets the
	lact bit chifted out of REG bit 15.
INDICATORS	N = Sat if bit 15 of REGio sat
TUDICATORS:	n - Jel II, DIL IJ, UI nug is set n - Cat (f. DRC - M
	A FORL II ADV F W
	v = Set to exclusive of of N and U Hags
	U = SET TO THE VALUE OF THE LAST DIT SHITTED
	out of REG bit 15.

÷

- - -

3

× ;

n i i Mu

3	
SSRA	SHIFT SINGLE RIGHT ARITHMETIC
FORMAT:	SSRA REG. COUNT
FUNCTION:	A 17-bit right arithmetic shift is done
	stored count+1 times on REG: C-Flag. Bit
	15 of REG is replicated. The C-Flag gets the
	last bit shifted out of REG bit 9. Bits shifted
	out of the C-Flag are lost.
INDICATORS:	N = Set if bit 7 of REG is set
•	Z = Set if REG = Ø
, e a .	V = Set to exclusive or of N and C flags
4	C = Set to the value of the last bit shifted
	out of REG bit p
SSLA	SHIFT SINGLE LEFT ARITHMETIC
PURMAT:	SOLA KEG, COUNT A'17-bit left arithmetic shift is done stored
FUNCTION	count+1 times on C-Flag:REG. Zeros are shifted
	into REG bit Ø, and the C-FLAG gets the last bit
.:	shifted out of REG bit 15. Bits shifted out of the
;	C-Flag are lost
INDICATORS:	N = Set if REG bit 15 is set
	$Z = Set if REG = \emptyset$
	V = Set to exclusive or of N and C flags
	C = Set to the value of the last bit shifted
я	OUT OF REGISTUIS
SDRR	SHIFT DOUBLE RIGHT ROTATE
FORMAT-	SDRR REG. COUNT
FUNCTION:	REG+1:REG:C-Flag is rotate right stored
	count+1 times. The C-Flag is shifted into
	REG+1 bit 15, REG+1 bit Ø is shifted into
	REG bit 15, and REG bit \emptyset is shifted into the C-Flag.
INDICATORS:	N = Set if bit 7 of REG is set
	$Z = \text{Set 11 REG} = \emptyset$
	V = Set to exclusive of of N and C flags
<i></i>	out of REG bit Ø
SDLR	SHIFT DOUBLE LEFT ROTATE
FORMAT:	SDLR REG, COUNT
FUNCTION:	A 33 bit left rotate is done stored count+1
	times on C-Flag:REG+1:REG. The C-Flag is
	shifted into REG bit \emptyset , REG bit 15 is shifted
·	into REG+1 bit \emptyset , and REG+1 bit 15 is shifted
THE TON TON	into the C-Flag
INDICATORS:	N = Set 1I KEG+1 DIT 15 1S Set $7 = Set if DEC11 - 4$
	α - Set II REGILS Ve or of N and C flage
	C = Set to the value of the last bit shifted
	out of REG+1 bit 15.
ь.	entres et la constant d'also

.*

...

و ` بي

-

,

.

SDRA	SHIFT DOUBLE RIGHT ARITHMETIC
FORMAT:	SDRA REG, COUNT
FUNCTION :	A right arithmetic shift is done stored
	count+1 times on REG+1:REG:C-Flag,
·	Bit 15 of REG+1 is replicated. Bit Ø of
10	REG+1 is shifted to bit 15 of REG. Bit
	Ø of REG is shifted to the C-Flag. Bits
	shifted out of the C-Flag are lost.
INDICATORS:	N = Set if bit 7 of REG is set
	$z = Set if REG = \emptyset$
£	V = Set to exclusive or of N and C flags
t de de	C = Set to the value of the last bit
	shifted out of REG bit Ø
SDLA	SHIFT DOUBLE LEFT ARITHMETIC
FORMAT:	SDLA REG, COUNT
FUNCTION:	A left arithmetic shift is done stored
	count+1 times on C-Flag:REG+1:REG.
	Zeros are shifted into REG bit Ø, REG bit
	15 is shifted to REG+1 bit \emptyset . REG+1
	bit 15 is shifted to the C-Flag. Bits
	shifted out of the C-Flag are lost.
INDICATORS:	N = Set if REG+1 bit 15 is set
	$z = Set if REG+1 = \emptyset$
	V = Set to exclusive or of N and C flags
1	C = Set to the value of the last bit shifted
11	out of REG+1 bit 15

FORMAT 7 OP CODES

SINGLE OPS - ONE OR TWO WORDS - DMØ TO DM7

15	6	5	3	2	0
OPC		MODE			REG

There are 32 op codes in this class representing op codes " $\emptyset A \emptyset \emptyset$ " to " $\emptyset DFF$ " and " $8 A \emptyset \emptyset$ " to "8 DFF". All addressing modes from \emptyset to 7 are available with all registers available as index registers (see chapter two). A one word op code is generated for addressing modes \emptyset to 5. A two word op code is generated for addressing modes 6 and 7 with the offset value in word two. For DM6 and DM7 with PC as the index register PC is added to the offset from word two after the offset is fetched from memory. The offset is therefore relative to a PC that points to the op code that follows (i.e. current op code + 4). Codes " $8 A \emptyset \emptyset$ " to " $8 CC \emptyset$ " are BYTE ops.

BASE OF CODE	MNEMONIC	BASE OP CODE	MNEMONIC	<u></u>
				5
ØAØØ	ROR	8aøø	RORB	
ØA4Ø	ROL	8A4Ø	ROLB	
ØARØ	TST	BA8Ø	TSTB	
GACG	ASL	BACØ	ASLB	
anda	SET	8BØØ	SETB	
0 B 40	CLR	8B 4 Ø	CLRB	
aboa	ASR	8B8Ø	ASRB	
9809 600	SWAB	8BCØ	SWAD	
acaa	COM	BCØØ	COMB	
	NEG	8C4Ø	NEGB	
9C49	TNC	8C8Ø	INCB	
1000 1000	DEC	8000	DECB	
ACCA	TMO	8044	LSTS	
ødøø	TM2	5040	COTC	
ØD4Ø	SXT	SU49	3919	
ØD8Ø	TCALL	8D8Ø	ADC	
ØDCØ	TJMP	8DCØ	SBC	

WORD OPS

ROR	ROTATE RIGHT
FORMAT :	ROR DST
FUNCTION:	The C-Flag is shifted into (DST) bit 15, and (DST) bit \emptyset is shifted into the C-flag.
INDICATORS:	N = Set if bit 7 of (DST) is set Z = Set if (DST) = \emptyset V = Set to exclusive or of N and C flags C = Set to the value of the bit shifted out of (DST)
ROL	ROTATE LEFT

FORMAT :	ROL DST	
FUNCTION:	A 1-bit left rotate is done on C-Flag: (DST).	The

	C-Flag is shifted into (DST) bit \emptyset , and (DST)
	bit 15 is shifted into the C-Flag.
INDICATORS:	N = Set if bit 15 of (DST) is set
	Z = Set II (DST) = p
	V = Set to exclusive of of N and C flagsC = Set to the value of the bit shifted out of (DS
TST	TEST WORD
	TST DST
OPERATION	$(DST) \land (DST)$
FUNCTION :	The indicators are set to reflect the destination
THINTON WORS	N = Set if (DST) bit 15 is set.
INDICATOR.	$z = \text{Set if (DST)} = \emptyset$
	V = Reset
· · · ·	C = Unchanged
ASL	ARITHMETIC SHIFT LEFT
FORMAT:	ASL DST
FUNCTION :	A 1-bit left arithmetic shift is done on (DST). A
	zero is shifted into (DST) bit \emptyset , and (DST) bit 15
	is shifted into the C-Flag.
INDICATORS:	N = Set if (DST) bit 15 is set
:	$Z = Set if (DST) = \emptyset$
	V = Set to exclusive or of N and C flags
	C = Set to the value of the bit shifted out of (DS
SET	SET TO ONES
FORMAT :	SET DST
OPERATION:	(DST) ~ "FFFF"
FUNCTION:	The destination operand is set to all ones
INDICATORS:	N = Set
	v = Reset
	C = Unchanged
CLR	CLEAR TO ZEROS
FORMAT:	CLR DST
OPERATION:	$(DST) \leftarrow \emptyset$
FUNCTION:	The destination operand is cleared to all zeros
INDICATORS:	N = Reset
	$\mathbf{Z} = \mathbf{Set}$
·,	V = Reset
. .	C = Unchanged 2.1 DMØ. Reset 11 DML-DM/.
ASR	ARITHMETIC SHIFT RIGHT
FORMAT:	ASR DST
FUNCTION:	A 1-bit right arithmetic shift is done on (DST).
-	

INDICATORS:	N = Set if (DST) bit 7 is set Z = Set if (DST) = Ø
	V = Set to exclusive or of N and C flags
	C = Set to the value of the bit shifted out of (DST)
SWAB	SWAP BYTES
FORMATE	SWAB DST
OPERATION :	(DST) 15-8 \neq (DST) 7- $\not p$
FUNCTION:	The upper and lower bytes of (DST) are exhanged.
INDICATORS	N = Set if (DST) bit 7 is set
	z = Set if (DST) lower byte = 9
5 ⁵¹	V = Reset
	C = Unchanged
COM	COMPLEMENT
FORMAT:	COM DST.
OPERATION	$(DST) \leftarrow (\overline{DST})$
FUNCTION:	The destination operand is one's complemented.
INDICATORS:	N = Set if (DST) bit 15 is set
	$Z = Set if (DST) = \emptyset$
	V = Reset
	C = Set
NEG	NEGATE
FORMAT:	NEG DST
OPERATION :	(DST) + - (DST)
FUNCTION:	The destination operand is two's complemented,
INDICATORS:	N = Set if (DST) bit 15 is set
· · · · ·	$z = Set if (DST) = \emptyset$
	V = Set if (DST) = "8000"
	$C = Reset if (DST) = \emptyset$
INC	INCREMENT
FORMAT:	INC DST
OPERATION:	$(DST) \leftarrow (DST) + 1$
FUNCTION:	The destination operand is incremented by one
INDICATORS :	N = Set if (DST) bit 15 is set
	$z = Set if (DST) = \emptyset$
	V = Set if (DST) = "8000"
:	C = Set if a carry is generated from (DST) bit 15
DEC	DECREMENT
FORMAT :	DEC DST
OPERATION:	$(DST) \leftarrow (DST) - 1$
FINCTION'	The destination operand is decremented by one.
TNDTCATORS	N = Set if (DST) bit 15 is set
	$z = \text{Set if (DST)} = \emptyset$
	V = Set if (DST) = "7FFF"
	C = Set if a borrow is generated from (DST) bit 15

1.1

-X 8 (X - 1 3

<u>IW2</u>	INCREMENT WORD BY TWO
FORMAT :	
OPERATION:	(DST) + (DST) + 2
FUNCTION :	The destination operand is incremented by two-
INDICATORS :	N = Set if (DST) bit 15 is set
	$z = Set if (DST) = \emptyset$
	V = Set if (DST) = "8000" or "8001"
	C = Set if a carry is generated from (DST) bit 15
SXT	SIGN EXTEND
TOPMAT .	SYT DST
	$TF N = \emptyset, (DST) \leftarrow \emptyset$
OPENNITON.	TF N = 1. (DST) + "FFFF"
FUNCTION .	The N-Flag status is replicated in the destination operand
TNDTCATORS.	Inchanged
INDICATORD.	
TCALL	TABLED SUBROUTINE CALL
FORMAT:	
OPERATION:	
	PC + PC + (DST)
	PC+ PC + MPC
FUNCTION:	PC, which points to the op code that tollows, is pushed
	onto the stack. The destination operand is added to
2	PC. The contents of this intermediate table address is
	also added to PC to get the linal destination address.
	Note that at least one op code must exist between the
	TCALL and the table for a subroutine return.
INDICATORS :	Unchanged
TJMP	TABLED JUMP
·	
FORMAT:	TJMP DST
OPERATION:	$PC \leftarrow PC + (DST)$
	PC + PC + @PC
FUNCTION:	The destination operand is added to PC, and the contents
	of this intermediate location is also added to PC to get
	the final destination address.
INDICATORS :	Unchanged
LSTS	LOAD PROCESSOR STATUS
·	and an
FORMAT:	LSTS DST
FUNCTION:	The four indicators and the interrupt enable (12)
	are loaded from the destination operand.
INDICATORS :	Set to the status of (DST) bits Ø - 3
SSTS	STORE PROCESSOR STATUS
· · · · · · · · · · · · · · · · · · ·	
FORMAT	SDID UST
FUNCTION:	The processor status word is formed and scored in (DS1)?
INDICATORS :	Unchanged

ЧĽ.

ADC	ADD CARRY	
FORMAT: OPERATION: FUNCTION: INDICATORS:	ADC DST (DST) + (DST) + C-flag The carry flag is added to the destination operand N= Set if (DST) bit 15 is set $Z = Set if (DST) = \emptyset$ V = Set to exclusive or of N and C flags C = Set if a carry is generated from (DST) bit 15	817 • 1
SBC	SUBTRACT CARRY	

FORMAT: OPERATION: FUNCTION: INDICATORS: SBC DST (DST) \leftarrow (DST) - C-Flag The Carry flag is subtracted from the destination operand N = Set if (DST) bit 15 is set Z = Set if (DST) = \emptyset V = Set to exclusive or of N and C flags C = Set if a borrow is generated from (DST) bit 15

BYTE OPS

For DMØ addressing only the lower byte of the destination register is affected by a byte op code. For DM1-DM7 addressing only the specified memory byte is affected by a byte op. For even memory addresses the lower byte is altered, and for ddd memory addresses the upper byte is altered.

RORB	ROTATE RIGHT BYTE
FORMAT:	RORB DST
FUNCTION :	A 1-bit right rotate is done on (DST) B:C-Flag. Bit
	\emptyset of (DST)B is shifted into the C-riag, and the C-riag is shifted into (DST) bit 7
TNDTCATOPS .	N = Set if $(DST)_{D}$ bit 7 is set
INDICATORD	$Z = Set if (DST)_{p} = \emptyset$
	V = Set to exclusive or of N and C flags
· · · · · ·	C = Set to the value of the bit shifted out of $(DST)_B$ bit \emptyset
ROLB	ROTATE LEFT BYTE
FORMAT :	ROLB DST
FUNCTION:	A 1-bit left rotate is done on C-flag : (DST) B. Bit 7
	of $(DST)_B$ is shifted into the C-flag, and the C-flag
	is shifted into (DST) B bit Ø
INDICATORS:	$N = Set if (DST)_B bit 7 is set$
	$Z = Set if (DST)_B = \emptyset$
	V = Set to exclusive or of N and C flags
	$C = Set to the value of the bit shifted out of (DST)_B bit /$
TSTB	TEST BYTE
BORMATE	TSTB DST
OPERATION :	$(DST) = \Delta (DST)_{P}$

FUNCTION:	The destination operand status sets the indicators.
INDICATORS :	$N = Set if (DST)_ bit 7 is set$
	Z = Set if (DSm) = d
	V = Boot
	C = Unchanged
	``````````````````````````````````````
ASLB	ARITHMETIC SHIFT LEFT BYTE
FORMAT:	ASLB DST
FUNCTION:	A l-bit left arithmetic shift is done on C-Flag: (DST)B
	A zero is shifted into $(DST)_B$ bit Ø, and $(DST)_B$ bit 7 is
5	shifted into the C-flag.
INDICATORS:	$N = set if (DST)_B bit 7 is set$
	$Z = Set if (DST) = \emptyset$
	V = Set to exclusive or of N and C flags
	C = Set to the value of the hit shifted out of (DST) - bit 7
	c - per co me varae or the pit anifed out of (portB bit )
CTOD	
SEID	
DODUD	
FORMAT:	SETB DST
OPERATION:	$(DST)_B + "FF"$
FUNCTION:	The destination byte operand is set to all ones
INDICATORS:	N = Set
	Z = Reset
	V = Reset
	C = Unchanged
CLRB	CLEAR BYTE TO ZEROS
FORMAT:	CLRB DST
<b>OPERATION:</b>	$(DST)_{\mathbf{p}} \leftarrow \emptyset$
FUNCTION:	The destination byte operand is cleared to all zeros,
INDICATORS:	N = Reset
	$\mathbf{Z} = \mathbf{Set}$
	V = Reset
w.	Ĉ = Beset
ASRB	ARTTHMETTIC SHIFT RIGHT BYTE
BODMATT.	
	A labit right prithmatic chift is done on (DCM) .
FUNCTION	A 1-bit fight affundetic shift is done on $(bai)_B^{a}$
	(Dom) is stated at the of the of the
	(DST) is shirted into the C-riag.
INDICATORS:	$N = Set if (DST)_B bit / is set$
	$Z = Set if (DST)_B = \emptyset$
	V = Set to exclusive or of N and C flags
	C = Set to the value of the bit shifted out of $(DST)_B$ bit $\emptyset$
e aneral a	
SWAD	SWAP DIGITS
FORMAT:	SWAD DST
FUNCTION:	The two hex digits in the destination byte operand
	are exchanged with each other,
INDICATORS:	$N = Set if (DST)_B bit 7 is set$
	$Z = Set if (DST)_{B} = \emptyset$
	$V = Set if (DST)_B bit 7 is set$
	C = Reset

٩,

COMB	COMPLEMENT BYTE
рормат.	COMB DST
ONAL .	(DST) + (DST)
JPERATION:	The destination byte operand is one's complemented
UNCTION:	$\mathbf{N} = \mathbf{Sot} + \mathbf{i} \mathbf{f}  (\mathbf{DST})_{\mathbf{D}}  \mathbf{bit}  7  \mathbf{is}  \mathbf{set}$
INDICATORS:	$\pi - c_{off} + (DST)_D = \emptyset$
	$\Delta = \text{Bec II} (1004) \text{B}$
	v = Reset C = Set
NEGB	NEGALE DITE
FORMAT	NEGB DST
OPERATION:	$(DST)_{p} + -(DST)_{B}$
FUNCTION:	The destination byte operand is two's complemented
INDICATORS	$N = Set if (DST)_{B}$ bit 7 is set
INDICATOR	$Z = Set if (DST)_{B} = 4$
	$V = Set if (DST)_B = "8000"$
:	$C = Reset if (DST)_B = \emptyset$
INCB	INCREMENT BYTE
	TNOB DST
TURMAT	$(DST)_{n}$ , $(DST)_{n}$ + 1
OPERATION:	The destination byte operand is incremented by one
FUNCTION:	$M = R_{o} + if (DST)_{P} is set$
INDICATORS:	$\mathbf{r} = \mathbf{Set} 11  (\mathbf{Der}) \mathbf{B} = 0$
	$Z = Set II (DSI)_B = "8600"$
:	$C = Set if a carry is generated from (DST)_B bit 7$
DECB	DECREMENT BYTE
FORMAT:	
OPERATION:	(DST)B+(DST)B = 1
FUNCTION:	The destination byte operand is dectamented by one
INDICATORS:	$N = Set if (DST)_B Dit / is set$
	$z = \text{Set if } (\text{DST})_{B} = y$
	$V = Set if (DST)_B = "/FFF"$
	$C = Set if a borrow is generated from (DST)_B bit /$
м	
	and the second

24

25

зv

*...* 

#### FORMAT 8 OP CODES*

DOUBLE OPS - SINGLE WORD - SMØ AND DMØ ONLY

15	6 5	32	ø
OPC	S RE	G D	REG

There are 8 op codes in this class representing op codes " $\emptyset E \emptyset \emptyset$ " to " $\emptyset FFF$ ". Only addressing mode  $\emptyset$  is allowed for both the source and destination. All are one word op codes, and all are block move instructions. The last 4 can be used as pseudo DMA ops in some hardware configurations. In all cases the source register contains the address of the first word or byte of memory to be moved, and the destination register contains the address of the first word or byte of memory to receive the data being moved. The number of words or bytes being moved is contained in R $\emptyset$ . The count ranges from 1-65536 ( $\emptyset$  = 65536) words or bytes. The count in R $\emptyset$  is an unsigned positive integer. None of the indicators are altered by these op codes.

Each of these op codes is interruptable at the end of each word or byte transfer. If no interrupt requests are active the transfers continue. PC is not incremented to the next op code until the op code is completed. This allows for complete interruptability as long as register integrity is maintained during the interrupt.

BASE OF	CODE	MINEMONIC
øeøø		MBWU
ØE4Ø		MBWD

DACE OD CODE

 ØE8Ø
 MBBU

 ØECØ
 MBBD

 ØFØØ
 MBWA

 ØF4Ø
 MBBA

 ØF8Ø
 MABW

 ØFCØ
 MABB

* NOTE: These op codes are all in the third microm.

MATCHACHER

MBWUMOVE BLOCK OF WORDS UPFORMAT:MBWUSRC, DSTFUNCTION:The word string beginning with the word addressed<br/>by the source register is moved to successively<br/>increasing word addresses as specified by the des-<br/>tination register. The source and destination reg-<br/>isters are each incremented by two after each word<br/>is transferred. RØ is decremented by one after each<br/>transfer, and transfers continue until RØ = Ø.

MBWD	MOVE BLOCK OF WORDS DOWN
	ter and the second s
FORMAT:	MBWD SRC, DST
FUNCTION:	The word string beginning with the word addressed
	by the source register is moved to successively

decreasing word addresses as specified by the destination register. The source and destination registers are each decremented by two after each word is transferred. RØ is decremented by one after each transfer, and transfers continue until RØ = Ø. Unchanged

	transfer, and transfers continue until $R \emptyset = \emptyset$ .			
INDICATORS:	Unchanged			
MBBU	MOVE BLOCK OF BYTES UP			
FUNCTION:	The byte string beginning with the byte addressed by the source register is moved to successively increas-			
Υ.	ing byte addresses as specified by the destination. register. The source and destination registers are			
	each incremented by one after each byte is transfer, red. RØ is decremented by one after each transfer,			
INDICATORS:	and transfers continue until $R p = p$ . Unchanged.			
MBBD	MOVE BLOCK OF BYTES DOWN			
FORMAT:	MBBD SRC, DST			
FUNCTION:	The byte string beginning with the byte addressed by the source register is moved to successively decreas-			
	ing byte addresses as specified by the destination			
te-	and RØ, are each decremented by one after each byte 1			
	transferred. Transfers continue until R# = #.			
INDICATORS:	Unchanged			
MBWA.	MOVE BLOCK OF WORDS TO ADDRESS			
FORMAT:	MBWA SRC, DST			
FUNCTION:	Same as MBWU except that the destination register is			
INDICATORS:	Unchanged			
MBBA	MOVE BLOCK OF BYTES TO ADDRESS			
FORMAT:	MBBA SRC, DST			
FUNCTION:	Same as MBBU except that the destination register is			
INDICATORS:	Unchanged			
MABW	MOVE ADDRESS TO BLOCK OF WORDS			
FORMAT :	MABW SRC, DST			
FUNCTION :	Same as MBWU except that the source register is never			
INDICATORS:	Unchanged			
MABB	MOVE ADDRESS TO BLOCK OF BYTES			
FORMAT:	MABB SRC, DST			
FUNCTION:	Same as MBBU except that the source register is never incremented.			

INDICATORS:

26

Unchanged

# FORMAT 9 OP CODES

DOUBLE OPS - ONE OR TWO WORDS - SMØ, DMØ to DM7

15	.9	8 6	5	3	2	ø
OPC		S REG	DN	ODE	D REC	3

There are 8 op codes in this class representing op codes "7000" to "7FFF", Source mode 0 addressing only is allowed, but destination modes  $\emptyset$  - 7 are allowed for all op codes except 3: JSR and LEA with DMØ will cause an illegal instruction format trap (see chapter 2), and SOB is a special format unique to itself. It is included here only because its destination field is 6 bits long. SOB is a branch instruction. Its 6 bit destination field is a positive word offset from PC, which points to the op code that follows, backwards to the desired address. Forward branching is not allowed. SOB is always a one word op code, and it is used for fast loop control. All other op codes are one word long for DMØ to DM5 addressing and two words long for DM6 or DM7 addressing. The rules for PC relative addressing with DM6 or DM7 are the same as they are for the format 7 op codes. Preliminary decoding of all these op codes except SOB presets the indicator flags as follows: N = 1, Z =  $\emptyset$ ,  $v = \emptyset, c = 1.$ 

SE OP CODE	MNEMONIC
7000	JSR
7200	LEA
7400	ASH
7600	SOB
7800	XCH
7800	ASHC
7000	MUL
7EØØ	DIV
JSR	JUMP TO SUBROUTINE
FORMAT:	JSR REG, DST
OPERATION :	$\downarrow$ SP, @SP $\leftarrow$ REG
	REG + PC
	PC + DST
FUNCTION:	The linkage register is pushed onto the stack; PC, which points to the op code that follows, is placed in the linkage register; and the destination add- ress is placed in PC. DMØ is illegal. The assem- bler recognizes the format "CALL DST" as being equivalent to "JSR PC, DST".
INDICATORS:	Preset
LEA	LOAD EFFECTIVE ADDRESS
FORMAT:	LEA REG, DST
OPERATION:	REG + DST

The destination address is placed into the source FUNCTION: register. DMØ is illegal. The assembler recognizes the format "JMP DST" as being equivalent to "LEA PC, DST". INDICATORS: Preset EXCHANGE XCH XCH REG, DST FORMAT: REG Z (DST) **OPERATION:** The source register and destination contents are FUNCTION: exchanged with each other. Preset INDICATORS: SUBTRACT ONE AND BRANCH (IF # Ø) SOB REG, DST SOB FORMAT: REG + REG - 1 **OPERATION:** IF REG  $\neq \emptyset$ , PC  $\leftarrow$  PC - (OFFSET *2) The source register is decremented by one. If the FUNCTION: result is not zero then twice the value of the destination offset is subtracted from PC. Unchanged INDICATORS: ARITHMETIC SHIFT ASH REG, DST ASH FORMAT: The source register is shifted arithmetically with FUNCTION: the number of bits and direction specified by the destination operand. If (DST) =  $\emptyset$  no shifting occurs. If (DST) = -X then REG is shifted right arithmetically X bits as in an SSRA. If (DST) = +X then REG is shifted left arithmetically X bits as in an SSLA. Only an 8 bit destination operand is used. Thus, DST is a byte For DMØ only the lower byte of the destinaddress. ation register is used. Preset if (DST) = Ø . Otherwise: INDICATORS: N = Set if REG bit 15 is set z = Set if REG = Ø V = Set to exclusive or of N and C flags C = Set to the value of the last bit shifted out of REG ARITHMETIC SHIFT COMBINED ASHC REG, DST ASHC FORMAT: Exactly the same as ASH except that the shift is done FUNCTION: All other comments apply. on REG+1:REG. Preset if (DST) = Ø. Otherwise. INDICATORS: N = Set if REG+1 bit 15 is set Z = Set if REG+1: REG = Ø V = Reset C = Set to the value of the last bit shifted out

MUL	MULTIPLY
FORMAT :	MUL REG, DST
OPERATION:	$REG+1: REG \leftrightarrow REG * (DST)$
FUNCTION:	An unsigned multiply is performed on the source
	register and the destination operand. The unsigned
	32 bit result is placed in REG+1:REG.
INDICATORS:	N = Set if REG+1 bit 15 is set
;	$Z = \text{Set if } \text{REG+1:} \text{REG} = \emptyset$
	V = Reset
·	C = Indeterminate
DIV	
DODNA .	DTIZ PRC DET
TURMAT:	$\frac{D}{D} = \frac{D}{D} = \frac{D}$
OPERATION	REG REMAINDER
FUNCTION .	An unsigned divide is performed on the 32 bit source
TORCITOR.	operand REG+1:REG and the destination operand. The
	unsigned result is placed in REG, and the unsigned
	remainder is placed in REG1. No divide occurs and the
	V-flag is set if REG1 is greater than or equal to (DST)
	eince the result will not fit into 16 bits. If the
	divisor is zero both the V and C flags are set.
-	
THINTCATORS.	If no division error:
INDICATORS:	N = set if RRG bit 15 is set
t	$\pi = \text{Set if } \text{PEG} = \emptyset$
	V = Bect
	C = Indeterminate
	If division error:
	N = Docot
	N - Reset
	$\Delta = resturbed a $
	$v = \partial c$ $c = \partial c$ $f = \partial c$

29

 $\mathcal{T}^{(1)}$ 

# FORMAT 10 OP CODES

DOUBLE OPS - ONE TO THREE WORDS - SMO TO SM7, DMO TO DM7.

15	12	11	9	8	6	5	3	2	9
OPC		s	MODE	S	REG	D	MODE	D	REG

There are 12 op codes in this class representing op codes "1999" to "6FFF" and "9999" to "EFFF". Nine of the op codes are word ops. Three are byte ops. Full source and destination mode addressing with any register is allowed. A one word op code is generated for SM9-SM5 and DM9-DM5 addressing. A two word op code is generated for either SM6-SM7 or DM6-DM7 addressing, but not both. For both SM6-SM7 and DM6-DM7 addressing a three word op code is generated. For a two word op code with word #1 at location X: X + 2 contains the source or destination offset and PC = X + 4 if PC is the register that applies to the offset in location X + 2. For a three word op code with word #1 at location X: X + 2 contains the source offset and X + 4 contains the destination offset. If the source register is PC then PC = X + 4 when added to the offset to compute the source address. If the destination register is PC then PC = X + 6 when added to the offset to compute the destination address.

BASE OP CODE	MNEMONIC
1000	ADD
2000	SUB
3000	AND
4000	BIC
5000	BIS
6000	XOR
9000	CMP
Addd	BIT
BØØØ	MOV
CØØØ	CMPB
DØØØ	MOVB
egøø	BISB

#### WORD OPS

ADD	ADD 1
FORMAT: OPERATION: FUNCTION:	ADD SRC, DST (DST) + (SRC) + (DST) The source and destination operands are added to- gether, and the sum is placed in the destination.
INDICATORS:	N = Set if (DST) bit 15 is set Z = Set if (DST) = $\emptyset$
· · · · ·	V = Set if both operands were of the same sign and the result was of the opposite sign C = Set if a carry is generated from bit 15 of the

result

SUB	SUBTRACT
· · ·	
FORMAT:	SUB SRC, DST
OPERATION:	$(DST) \leftrightarrow (DST) - (SRC)$
FUNCTION:	The two's complement of the source operand is added
	to the destination operand, and the sum is placed
	in the destination.
INDICATORS:	N = Set if (DST) bit 15 is set
	$Z = Set if (DST) = \emptyset$
10 × 2	V = Set if operands were of different signs and
54 	the sign of the result is the same as the sign
	of the source operand
	C = Set if a borrow is generated from bit 15 of the
	result
AND	AND
· · · · · · · · · · · · · · · · · · ·	
FORMAT:	AND SEC, DST $(\mathcal{D}, \mathcal{D})$ $(\mathcal{D}, \mathcal{D})$
OPERATION:	(Dat) (* (SRC) A (DST)
FUNCTION:	The source and destination operands are logically
	ANDED together, and the result is placed in the
	destination.
INDICATORS:	N = Set 1I (DST) DIT 15 1S Set
	$Z = \text{Set 1I (DST)} = \emptyset$
	V = Reset
	C = Unchangea
BIC	BIT CLEAR
TOPNAT.	BIC SEC DST
TORMAL:	$(DST) \neq (SRC) \times (DST)$
THINGTION .	The one's complement of the source operand is log-
T UNCLION .	ically ANDED with the destination operand, and the
	result is placed in the destination.
TNDTCATORS	N = Set if (DST) bit 15 is set
INDICATORD.	$7 = \text{Set if } (\text{DST}) = \emptyset$
	V = Reset
	C = Unchanged
BIS	BIT SET
FORMAT:	BIS SRC, DST
OPERATION:	$(DST) \leftarrow (SRC) \nabla (DST)$
FUNCTION:	The source and destination operands are logically
	ORED, and the result is placed in the destination.
INDICATORS:	N = Set if (DST) bit 15 is set
2011 C	$Z = Set if (DST) = \emptyset$
:	V = Reset
	C = Unchanged
XOR	EXCLUSIVE OR
FORMAT:	AUK SKU, UST
OPERATION:	
FUNCTION:	CLUSIVE ORED, and the result is placed in the destinat

THE TOP BODS -	N = Set if (DST) bit 15 is set
INDICATORS.	$z = \text{Set if (DST)} = \emptyset$
	V = Reset
	C = Unchanged
CMP	COMPARE
	CMP SRC. DST
LONDAL:	(SRC) = (DST)
FUNCTION :	The destination operand is subtracted from the source operand, and the result sets the indicators.
	Nerther operand is arcticated $N = Cat if result hit 15 is set$
INDICATORS:	7 = Set if result = 9
: :	V = Set if operands were of opposite sign and thesign of the result is the same as the sign of (DST)C = Set if a borrow is generated from bit 15 of theresult
BIT	BIT TEST
FORMAT .	BIT SRC, DST
OPERATION:	(SRC) A (DST)
FUNCTION:	The source and destination operands are logically ANDED, and the result sets the indicators. Neither
TUDTOR BODG S	N = Set if result bit 15 is set
INDICATORS:	Z = Set if result = Ø
<i>i</i> .	V = Reset
•.	C = Unchanged
MOM	MOVB
FORMAT:	MOV SRC, DST
OPERATION:	$(DST) \neq (SRC)$
FUNCTION:	The destination operand is replaced with the source
	operand.
INDICATORS:	N = Set if (DST) bit 15 is set
*	$Z = Set if (DST) = \emptyset$
	V = Reset
	C = Unchanged

# BYTE OPS

For SMØ addressing only the lower byte of the source register is used as an operand. For SMI-SM7 addressing only the addressed memory byte is used as an operand. For DMØ addressing only the lower byte of the destination register is used as an operand with one exception: MOVB will extend the sign through bit 15. For DMI-DM7 addressing only the addressed memory byte is used as an operand.

CMPB	COMPARE	BYTE	 		<u> </u>
FORMAT: OPERATION:	CMPB (SRC)B	SRC, DST - (DST) _B		·	

FUNCTION:	The destination operand is subtracted from the source operand, and the result sets the indicat- ors. Neither operand is altered.		
INDICATORS:	N = Set if result bit 7 is set		
	$Z = Set if result = \emptyset$		
<i>u</i> .	V = Set if operands were of different signs and		
4	the sign of the result is the same as the sign of (DST)B.		
۳ ۴ ۲	C = Set if a borrow is generated from result bit 7		
MOVB	MOVE BYTE		
FORMAT:	MOVB SRC, DST		
OPERATION:	$(DST)_B \leftarrow (SRC)_B$		
FUNCTION: The destination operand is replaced with the			
•	operand. If DMØ the sign bit (bit 7) is replicat-		
TNDTCATOPS	N = Set if (DST) B bit 7 is set		
INDICATORD.	x = 5cc if (DST) $x = 0$		
	V = Reset		
	C = Unchanged		
BISB	BIT SET BYTE		
FORMAT:	BISB SRC, DST		
OPERATION:	$(DST)_B \leftarrow (SRC)_B \nabla (DST)_B$		
FUNCTION:	The source and destination operands are logically		
	ORED, and the result is placed in the destination.		
INDICATORS:	$N = Set if (DST)_B bit 7 is set$		
	$Z = Set if (DST)_B = \emptyset$		
	V = Reset		
	C = Unchanged		

3

When using auto increments or decrements in either the source or destination (or both) fields the user must remember the following rule: All increments or decrements in the source are fully completed before any destination decoding begins even if the same index register is used in both the source and destination. The two fields are totally independent. DOUBLE OPS - ONE WORD - FLOATING POINT.

15	12 11	87	6	4 3	2
1111	0P	C I	SRC	I	DST

There are 16 OP Codes in this class representing OP Codes "FØØØ" to "FFFF". Only five are currently defined. They reside in the third microm along with the Format 8 OP Codes. The remaining 11 OP Codes are mapped to the fourth microm for future expansion or customized user OP Codes. All are one word long. Two source and destination addressing modes are available. These two modes, FPS and FP1, are unique to these OP Codes. Each consists of a 3-bit Register Designation and a 1 bit indirect flag preceeding the register designator. For FPØ the indirect bit is Ø, and FP1 it is one. Both the source and destination fields have both addressing modes. The modes are defined as follows:

The designated register contains the address of the operand. FPØ

FP1

The designated register contains the address of the address of the operand.

is the same as standard addressing mode 1, and FP1 is the same FPØ as standard addressing mode 7 with an offset of zero.

The computed address is the address of the first word of a 3 word floating point operand. The first word contains the sign, exponent, and high byte of the mantissa. The next higher address contains the middle two bytes of the mantissa, and the next higher address after that contains the lowest two bytes of the mantissa. This format is half way between single and double precision floating point formats, and it represents the most efficient use of microprocessor ROM and register space. The complete format is as follows:

1. A 1 bit sign for the entire number which is zero for positive.

- 2. An 8-bit base-two exponent in excess-128 notation with a range of +127, -128. The only legal number with an exponent of -128 is true zero (all zeros).
- 3. A 40 bit mantissa with the MSB implied.

Since every operand is assumed to be normalized upon entry and every result is normalized before storage in the destination addresses, and since a normalized mantissa has a MSB equal to one, then only 39 bits need to be stored. The MSB is implied to be a one, and the bit position it normally occupies is taken over by the exponent to increase its range by a factor of two. The full format of a floating point operand is a follows:

Porne ope		15	14	2	6	<u> </u>
TOCATTON	x: 1	S	EXPONENT		MANTISSA	(HICH)
DOCHTION		15	8	7		ø
TOCATION	X+2 :	Ť	MANTISSA		(MIDDLE)	
To del Tour		15	6	7	· · · · ·	g
TOCATION	X+4 :	<b></b>	MANTISSA		(LOW)	

True zero is represented by a field of 48 zeroes. In effect, the CPU considers any number with an exponent of all zeroes (-128) to be a zero during multiplication and division. For add and subtract the only legal number with an exponent of -128 is true zero. All others cause erroneous results. No registers are modified by any Format 11 OP Code. However, to make room internally for computations 4 registers are saved in memory locations "30" - "38" during the exclution of FADD, FSUB, FMUL and FDIV. These registers are retrieved at the completion of the OP Codes. The registers saved are: the destination address, SP, PC and RØ. No Format 11 OP Code is interruptable (for obvious reasons). FMUL uses location "38" for temporary storage of partial results.

#### FLOATING POINT ERROR TRAPS

Location "3E" is defined as the floating point error trap PC. Whenever an overflow, underflow, or divide by zero occurs a standard trap call is executed with PS and PC pushed onto the stack, and PC fetched from location "3E". I2 is not altered. The remaining memory locations that are reserved for the floating point option ("3A and "3C") are not currently used. The status of the indicator flags and destination addresses during the 3 trap conditions are defined as follows:

# FOR UNDERFLOW (FADD, FSUB, FMUL, FDIV)

N	=	1	Destination contains all zeroes	
Z	=	ø	(true zero).	
V	=	1		
C	=	ø		•
FC	)R	OVERFLO	W (FADD, FSUB, FMUL)	
		×	· · · · · · · · · · · · · · · · · · ·	
N	=	ø	Destination not altered in any way.	
Ζ	=	ø		
		-		

- $\mathbf{v} = \mathbf{1}$  $\mathbf{c} = \mathbf{0}$
- - -

FOR OVER FLOW (FDIV)

N = Ø	Destination not altered if overflow detected
z = Ø	during exponent computation. Undefined
V = 1	otherwise, (Used to save unnormalized
c = Ø	partial results during a divide).

1.90

#### FOR DIVIDE BY ZERO (FDIV)

N = 1 Destination not altered in any way.  $Z = \emptyset$ V = 1 C = 1

#### RESERVED TRAPS

If the third microm is in the system and the fourth is not then the last 11 floating point OP codes are the only ones that will cause a reserved OP code trap if executed. If the third microm is not in the system then all Format 8 and 11 OP Codes will cause a reserved OP code trap if executed. However, since the Format 8 OP Codes are: interrupt-

able the PC is not advance until the completion of the moves. In all other cases PC is advanced when the OP Code is fetched. For these reasons the PC that is saved onto the stack will point to the offending OP Code during a reserved OP Code trap if and only if the offending OP Code is a Format 8 OP Code. For the Format 11 OP Codes the saved PC will point to the OP Code that follows the offending OP Code. If the user wishes to identify which OP Code caused the reserved OP Code trap he must not preceed a Format 8 OP Code with a Format 11 OP Code or a literal that looks like a Format 11 OP Code.

BASE OF CODE	MNEMONIC
føøø	FADD
F1 <b>99</b>	FSUB
F 200	FMUL
F399	FDIV
F400	FCMP
F599	
F6ØØ	
F700	e. R
F800	
F900	
FAGG	:
FBØØ	•
FCOO	
FDØØ	4
FEDD	
FFØØ	- <u>j</u> e
FADD	FLOATING POINT ADD

(if no errors)

V = Reset C = Reset

FADD

SRC, DST

(DST) + (DST) + (SRC)

FORMAT : OPERATION: FUNCTION:

INDICATORS :

FSUB

FLOATING POINT SUBTRACT

FORMAT : OPERATION: FUNCTION:

FSUB SRC, DST (DST) + (DST) - (SRC)The source operand is subtracted from the destination operand. The result is normalized and stored in place of the destination operand.

The source and destination operands are added

N = Set if the result sign is negative (set).

in place of the destination operand.

Z = Set if the result is zero

together, normalized, and the result is stored

THIS OF CODE COMPLEMENTS THE SIGN OF THE SOURCE OPERAND IN WARNING: MEMORY AND DOES AN FADD.

INDICATORS :

(if no errors) N = Set if the result sign is negative (set) Z = Set if the result is zero.

# FMUL

FORMAT: OPERATION: FUNCTION;

INDICATORS:

-

FDIV

FORMAT: OPERATION: FUNCTION:

INDICATORS:

FCMP

FORMAT: OPERATION: FUNCTION:

INDICATORS:

V = Reset

C = Reset

#### FLOATING POINT MULTIPLY

FMUL SRC, DST (DST) +(DST) *(SRC) The source and destination operands are multiplied together, normalized, and the result is stored in place of the destination operand. (if no errors) N = Set if the sign of the result is negative (set). Z = Set if the result is zero V = Reset C = Reset FLOATING POINT DIVIDE

FDIV SRC, DST (DST) <(DST) / (SRC) The destination operand is divided by the source operand. The result is normalized and stored in place of the destination operand. (if no errors) N = Set if the sign of the result is negative (set). Z = Set if the result is zero V = Reset

C = Reset

#### FLOATING POINT COMPARE

FCMP SRC, DST (SRC) - (DST) The destination operand is compared to the source operand, and the indicators are set to allow a <u>SIGNED</u> conditional branch. N = Set if result is negative Z = Set if result is zero V = Set if arithmetic underflow occurs.* C = Set if a borrow is generated. *

*NOTE: True if first words of both operands are not equal.

CAUTION:

The same physical operand may be used as both the source and destination operand for any of the above floating point OP Codes with no abnormal results except two. They are:

- 1) If an error trap occurs the operand will probably be altered.
- 2) An FSUB gives an answer of -2x, if  $x \neq \emptyset$ , instead of  $\emptyset$ .

# APPENDIX A

# NUMERIC OP CODE TABLE

OP CC	DE			MNEMONIC
an area			an a	
øøøø	øøøø	øøøø	ØØØØ	NOP
øøøø	øøøø	ØØØØ	ØØØl	RESET
øøøø	øøøø	øøøø	ØØIØ	IEN
øøøø	øøøø	øøøø	ØØ11	IDS
øøøø	øøøø	øøøø	øløø	HALT
øøøø	øøøø	øøøø	Ø1Ø1	ХСТ
øøøø	øøøø	øøøø	<b>ø</b> 11ø	BPT
øøøø	øøøø	øøøø	ø111	WFI
øøøø	øøøø	øøøø	1000	RSVC
ØØØØ	ØØØØ	øøøø	1001	RRTT
0000	ØØØØ	ØØØØ	1010	SAVE
ଷଷଷଷ	ଷଷଷଷ	ଷଷଷଷ	1011	SAVS
aaaa	สิสิสิสิ	สสสส	1160	REST
ิสสสส	୶୶୶୶	สสสส	1101	RRIN
aaaa	aaaa	aaaa	1110	PSTS
aaaa	adad	adad	1111	Barn.
aaaa	aaaa	<i>ddd</i> 1	dPFC	TAV
99999 aaaa	99999 aaaa	<i>¢∕µµ</i> ⊥ <i>ααα</i> ι	IDEC	
aaaa	and a	ad 1 d	ADEC	
aaaa	<i>~~~~~~</i>	0010	PREG	
0000 	9999 7777	0010 010	IREG	PRIN
0000	9999	0011	ARGU	Lee
0000 7777	0000	ØIAR	GUME	SVCA
99999 7777	0000	IØAR	GUME	SVCB
0000	0000	I LAR	GUME	SVCC
ØØØØ	ØØØ1	DISP	LACE	BR
ØØØØ	ØØ1Ø	DISP	LACE	BNE
øøøø	ØØ11	DISP	LACE	BEQ
øøøø	øiøø	DISP	LACE	BGE
øøøø	Ø1Ø1	DISP	LACE	BLT
øøøø	Ø11Ø	DISP	LACE	BGT
ØØØØ	Ø111	DISP	LACE	BLE
øøøø	1øør	EGØØ	VALU	ADDI
øøøø	1ØØR	EGØl	VALU	SUBI
øøøø	løør	EG1Ø	VALU	BICI
ØØØØ	1ØØR	EG11	VALU	MOVI
ØØØØ	1010	ØØMO	DREG	ROR
ØØØØ	1ø1ø	ØIMO	DREG	ROL
8888	1010	1ØMO	DREG	TST
สสสส	1010	11MO	DREG	ASL
8888	1011	ØØMO	DREG	SET
adaa	1011	ØIMO	DREG	CLR
8888	1011	IGMO	DREG	ASR
~~~~~ aaaa	1011		DREG	SWAR
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1100	ØØMO	DREG	COM
adda	11 <i>744</i>		NDEC.	
0000 10000	1100 1100		ספות	
oppp dddd	7700 7700		DREG	
rrrr	T TOO	TTWO	UKEG	DEC

OP	CODE
----	------

			<u></u>	<u></u>				
aaaa	1101	aamo	DREG					IW2
aaaa	1101	Ø1MO	DRRG					SXT
gaaa	1101	10MO	DREG					TCALL
adaa	1101	11MO	DREG					TJMP
	1110	ØØSR	CDST	-				MBWU
aaa	1110	Ølsr	CDST	<i></i> '				MBWD
aaa	1110	10SR	CDST					MBBU
ada	1110	115R	CDST				5	MBBD
ada	1111	ØØSR	CDST					NBWA
aaa	1111	ØISR	CDST					MBBA
idididi	1113	IdSR	CDST					MABW
ada	1111	11SR	CDST	т. Т				MABB
dia 1	SPCR	FGDS	TREG	~				ADD
21101 21101	SBCB	RADS	TREC					SUB
ai 1,1	SACA	PCDC	TPRC	:		·		AND
1 <i>00</i>	CDCD	RCDT	TREC				•.	BIC
בקקק⊥ 10/1	SNCK	PCDT	TINGG		3			BIS
1101	CDUD	RCIDS	TPEC					YOR
111	addab	DDDC	TREG					TSP
*** 111		PPDC	TOPC					TRA
111	0 10 D	DDDC	TREG					184
111 111	0110K	DDOF	PCPT					ROR
111 111	JAAD	DDDC	TOPIC					YCH
111	1010	DDDC	TREG	۰. ۲				1 6130
111 111	1,10,10	DDDC	TREG					NITT.
111 111	1110	DDDC	TREG					DTV
	dada	DICD	TACE					BDT.
o ogo dialai	ממפפי ממפיי	DISF	LACE					RMT
ng g Lala	pppp⊥ ddiid	DISF						
ngg Nalal	ddii 90 19	DISP	TACE					BIOS
ayaya atatat	0100 0100	DISP						DUC
agaga alalal	מימ⊥מי	DISP	TACE				*	BVC
add	alla Alla	DISP	LACE			e.		DCC DUTC
add T	Q111	DISP						BCC, BIIS
9999 9999	9111	DISP					í.	BCS, DIV
ppp daa	LØØR	EGØØ	VALU			<i></i>		oor
aaa aaa	1000 R	EGPI BC10	VALU		ų,			SSUR
9999 aaa	TAGE	EGIØ	VALU					SSRA
	TAAR	EGII	VALU					DODD
9999 aaa	TATA	MAMO MAMO	DKBG					RURB
<b>999</b>	TNTN	0 TWO	DREG					RULD
yyyy aaa	1010	The	DREG					TSTB
.pyy	1010		DREG	1				ASLD
<b>999</b>	TAIL	MUN	DKEG					SETB
<b>999</b>	1011	NJWD	DREG				1 1	CLRB A CDD
<b>999</b>	1011	TNWO	DREG		÷.			ASRB
499	1011	TIMO	DREG			14 14		SWAD
999	1100	<b>WYMO</b>	DREG					COMB
ØØØ	1100	Ø1MO	DREG					NEGB
ØØØ	11ØØ	10MO	DREG					INCB
. <b>999</b>	1100	11140	DREG	<i>a</i>				DECB

MNEMONTC

OP_CO		<u></u>			MNEMONIC
1000	11Ø1	ØØMO	DREG		LSTS
1ØØØ	1101	ØIMO	DREG		SSTS
1000	11ø1	1ØMO	DREG		ADC
1000	11ø1	11MO	DREG		SBC
1000	111R	EGØØ	VALU		SDRR
1øøø	111R	ECØ1	VALU		SDLR
1000	111R	EG1Ø	VALU		SDRA
1000	<b>111</b> R	EG11	VALU		SDLA
1øø1	SRCR	EGDS	TREG		CMP
1ø1ø	SRCR	EGDS	TREG		BIT
1ø11	SRCR	EGDS	TREG		MOV
1100	SRCR	EGDS	TREG		CMPB
11Ø1	SRCR	EGDS	TREG	н. Н	MOVB
111ø	SRCR	EGDS	TREG	· · · ·	BISB
1111	ØØØØ	ISRC	IDST		FADD
1111	ØØØ1	ISRC	IDST		PSUB
1111	ØØ1Ø	ISRC	IDST		FMUL
1111	ØØ11	ISRC	IDST		FDIV
1111	øiøø	ISRC	IDST		FCMP
1111	Ø1Ø1	ISRC	IDST		12
1111	Ø11Ø	ISRC	IDST	r	
1111	ø111	ISRC	IDST		
1111	1ØØØ	ISRC	IDST		,
1111	1ØØ1	ISRC	IDST		
1111	1ø1ø	ISRC	IDST		
1111	1Ø11	ISRC	IDST		
1111	1100	ISRC	IDST		
1111	1101	ISRC	IDST		
1111	111Ø	ISRC	IDST		

1111 1111 ISRC

IDST

#### APPENDIX B

# ASSEMBLER NOTES

#### FORMAT 1 OP CODES

All are one word op codes except SAVS which is a two word op code. The second word of the SAVS op code is an absolute value.

#### FORMAT 2 OP CODES

All are one word with a 3 bit register argument

FORMAT 3 OP CODE

A one word op code with a 4 bit numeric argument

#### FORMAT 4 OP CODES

All are one word with a 6 bit numeric argument

#### FORMAT 5 OP CODES

All are one word with an 8 bit signed PC relative word displacement. The displacement is relative to op code+2. Maximum displacement from the op code is +128, -127 words.

#### FORMAT 6 OP CODES

All are one word with a 3 bit register and a 4 bit numeric argument. The stored numeric argument is a positive number from  $\mathscr{G}$  -"F" that equals the actual numeric argument  $(1-"1\mathscr{G}")$  minus one.

#### FORMAT 7 OP CODES

All are one word op codes for  $DM\emptyset$  - DM5 addressing and two word op codes for DM6 - DM7 addressing. For DM6- DM7 addressing the offset is in the second word. If the index register is PC with DM6 -DM7 the offset is relative to op code+4.

#### FORMAT 8 OP CODES

All are one word with a 3 bit source and a 3 bit destination register argument. The count register is implied to be  $R\emptyset$ .

#### FORMAT 9 OP CODES

All have a 3 bit register argument with a 6 bit destination argument that allows  $DM\emptyset - DM7$  addressing. For  $DM\emptyset - DM5$  a one word op code is generated. For DM6 - DM7 a two word op code is generated with the offset in word two. If the index register is PC with DM6-DM7 then the offset is relative to op code+4.

#### FORMAT 10 OP CODES

All have a 6 bit source and a 6 bit destination argument that allow SMØ - SM7 and DMØ - DM7 addressing. For SMØ - SM5 and DMØ -DM5 combined addressing a one word op code is generated. For SM6-SM7 or DM6 - DM7 but not both a two word op code is generated with the offset in word two. If the field with mode 6 or 7 addressing uses PC as the index register then the offset is relative to the op code + 4. For SM6 - SM7 and DM6 - DM7 combined addressing a 3 word op code is generated. Word two contains the source offset, and word 3 contains the destination offset. For SM6 = SM7 with PC the offset is relative to the op code + 4. For DM6 - DM7 with PC the offset is relative to the op code + 6.

Any autoincrements/decrements in the source are fully completed before any destination decoding begins.

# FORMAT 11 OP CODES

All are one word op codes with a 4 bit source and a 4 bit destination argument. Each argument consists of a 3 bit register argument preceded by a 1 bit indirect argument.

## APPENDIX C

#### PROGRAMMING NOTES

Several of the op codes and addressing modes have personality peculiarities that the user should be aware of. Most of these can be put to good use in particular situations. This appendix attempts to list most of them.

<u>IEN:</u> This instruction allows one more instruction to begin execution before enabling I2.

<u>IDS</u>: This instruction allows one more instruction to begin execution before disabling I2. IDS is therefore interruptable. If such a situation occurs the status of I2 that is included in the pushed PC will equal  $\emptyset$ .

HALT: There is no halt in the microcode. A selection of options is therefore given that allows the user to define HALT for himself.

#### ADDRESSING MODES

In order to clarify the function of the various addressing modes several programming examples are given. In each case assume that the first word of the op code is at location X.

#### SET RØ

Register RØ is set to all ones.

#### CLR @R2

The memory location pointed to by R2 is cleared to zeros. If R2 contained a " $\emptyset 1 \emptyset \emptyset$ " the memory word address " $\emptyset 1 \emptyset \emptyset$ " would be cleared.

#### INC (R3)+

The memory location pointed to by R3 is incremented by one. R3 is then incremented by 2.

#### DEC (PC)+

Location X + 2 is decremented by one, and program control is advanced to location X + 4. This allows for in-line literals in a program, a method that saves a word of memory in most cases.

#### SWAB @(R4)+

If R4 contains a " $\emptyset 1 \emptyset \emptyset$ " and location " $\emptyset 1 \emptyset \emptyset$ " contains a " $\emptyset 2 \emptyset \emptyset$ " then the two bytes in location " $\emptyset 2 \emptyset \emptyset$ " are swapped and R4 is incremented to " $\emptyset 1 \emptyset 2$ ".

1.

#### COM - (R5)

R5 is decremented by two. The address specified by the altered R5 is one's complemented.

## NEG - (PC)

A BOZO no-no since location X is the location negated and program control is again transferred to location X after the negation is completed.

## TST @-(R1)

If R = "0104" and location "0102" contains a "1000" then the following sequence occurs: (1) R1 is decremented by 2 to "0102". (2) The contents of location "0102" (i.e. "1000") becomes the address of the operand to be tested.

# ROR 4 (R4)

The contents of memory location R4 + 4 is rotated right. R4 is not altered. Word two of this op code contains a 4. Program control is advanced to location X + 4 at the completion of the rotate.

## ROL @6 (SP)

The contents of memory location SP + 6 contains the address of the operand to be rotated. Word two of this op code contains a 6. Program control is advanced to location X + 4 at the completion of the rotate.

#### JSR PC, TAG

Location X + 2 contains the byte offset from location "TAG" to location X + 4. The address of location X + 4 is pushed onto the stack, and the address of location "TAG" is placed in PC.

#### JSR R5, TAG

Location X + 2 contains the byte offset from location "TAG" to location X + 4. The content of register R5 is pushed onto the stack, the address of location X + 4 is placed in R5, and the address of location "TAG" is placed in PC.

# JSR PC, (R4)+

Location X + 2 is pushed onto the stack, R4 is moved to PC, and R4 is incremented by two.

# JSR PC, @(SP)+

This is a co-routine call. Pay attention: 1) The contents of the location pointed to by SP is saved in CPU register "TMPA". 2) SP is incremented by two.

3) The address of location X + 2 is pushed onto the stack

4) CPU register "TMPA" is moved to PC

The effect of all this is to swap the top word on the stack with the address of location X + 2 without altering SP or stack size. Consider the following routine.

SUBR: JSR PC,2(PC) TAGA: JSR PC,[@](PC) TAGB:

#### RTN PC

The first JSR places the address of TAGA on the stack and executes the routine starting at TAGB. The RTN PC transfers control to location TAGA when it is executed. The second JSR places address TAGB onto the stack and into PC, effectively leaving PC unaltered. The second time the RTN PC is executed program control passes to location TAGB. The third time the RTN PC is executed program control passes back to the routine that call subroutine SUBR. Since TAGA and TAGB are never addressed explicitly both of the labels could be eliminated from the program. If left in then the "2(PC)" could be replaced with "TAGB".

## CMP (RØ)+, (RØ)+

If  $R\emptyset = "\emptyset 1 \emptyset \emptyset$ " then the contents of location " $\emptyset 1 \emptyset \emptyset$ " is compared to the contents of location " $\emptyset 1 \emptyset 2$ ", and  $R\emptyset$  is incremented to " $\emptyset 1 \emptyset 4$ ". All source auto increments or decrements are completed before destination decoding begins.

#### MOV @R2,-(R2)

 $\Delta 2$ 

If R2 = "Ø1Ø6" then the contents of location "Ø1Ø6" is moved to location "Ø1Ø4", and R2 is decremented to "Ø1Ø4".

# BIT #2,0#4

The contents of absolute memory location 4 is tested against the literal value 2. This is a three word op code with word two containing a 2 and word three containing a 4. This op code works on location 4 from anywhere in memory.

#### CMP (PC)+, TAG

This won't work. The assembler generates a two word op code for this with the destination offset in word two. The execution of the op code, however, uses word two as a literal and word three (which does not exist) as the destination offset. By swapping the source and destinations around then an in-line literal could be used for word three, and word two would contain a valid source offset.

# JSR PC, (PC)+

The address of location X + 4 is pushed onto the stack, and PC gets the address of location X + 2.

# JSR R5, (PC)+

The contents of R5 are pushed onto the stack, R5 gets the address of location X + 4, and PC gets the address of location X + 2.

#### MOVE $(R\emptyset) + (R\emptyset) +$

If  $R\emptyset = "\emptyset 1 \emptyset 2"$  then the contents of memory byte location " $\emptyset 1 \emptyset 2"$  is moved to memory byte location " $\emptyset 1 \emptyset 3"$ , and  $R\emptyset$  is incremented to " $\emptyset 1 \emptyset 4"$ .

#### MOVB (SP) + R1

The contents of the memory byte addressed by SP is moved to the lower byte of R1, the sign bit (bit 7) is replicated through bit 15 of R1, and SP is incremented by 2. SP is always autoincremented or autodecremented by two.

#### CLRB (PC) +

The contents of the lower byte memory location X + 2 is cleared to zeros. The upper byte (X + 3) is not affected. PC is incremented by two. PC is always autoincremented or autodecremented by two.

#### BISB RØ, R1

The lower bytes of register RØ is logically ORED with the lower byte of register R1. The upper byte of R1 is not altered.

#### MOVB @(R2)+, @-(R3)

If R2 contains a " $\emptyset 1 \emptyset \emptyset$ " and R3 contains a " $\emptyset 2 \emptyset \emptyset$ " then location " $\emptyset 1 \emptyset \emptyset$ " contains the byte address of the source operand and location " $\emptyset 1 FE$ " contains the address of the destination byte that is to receive the source byte. R2 is incremented by two, and R3 is decremented by two since they point to addresses of (16 bit) addresses.

#### JSR SP, TAG

Not recommended since the value of the stack is lost. Perfectly legal however.

# SAVS and RSTS

Although designed to be used for automatic register and I/O priority level saving and restoring, the lack of hardware priority masking does not alter the operation or the op codes. The SAVS op code is usually the first instruction executed in a device interrupt routine, and the RSTS is the last. The priority mask can use a one bit as an enable or disable with bit g the highest or lowest priority level. Such decisions are made by the hardware.

#### POWER FAIL

Two levels of **power** fail are provided for in the firmware. The hardware may use two, one, or no levels of power fail. The three modes are discussed in increasing order of complexity.

<u>NO LEVELS</u>: External address register bit 7 is hardwired to  $\emptyset$ , and a prayer is offered.

- ONE LEVEL: The detection of a power fail sets bit 7 of the external status register and the CPU RESET line. When the power fail disappears the CPU RESET line is reset, but bit 7 of the external status register remains set. The Line Clock Clear State Code (see appendix D) clears bit 7 of the external status register (and bits 5, 6 if used). A system power up is then executed.
- TWO LEVELS: This requires two hardware functions, AC LOW and DC LOW, plus two levels of power fail; AC and DC. It all works like this: If AC power begins to deteriorate AC LOW is set first. This sets bit 7 of the external status register and generates an interrupt via IØ or I1. If AC power does not deteriorate too far then nothing else happens except that bit 7 of the external status register is reset when power is restored. If AC power continues to deteriorate then eventually DC power will begin to deteriorate. When this happens DC LOW is set and DC LOW sets CPU RESET. AC LOW is still set and it maintains bit 7 of the external status register. When power is restored DC LOW is reset. This resets CPU RESET. A power up sequence is initiated, and the Line Clock Clear State (see appendix D) clears The External Status Register bit 7 (plus 5 and 6 if they are used). If the user wishes to be able to execute a programmed power fail routine even during a sudden and complete power failure then the DC power supply must be strong enough to run the CPU and MEMORY for at least 2 milliseconds. The power fail interrupt must also be programmed, and the interrupts enabled.

The use of the Line Clock Clear State Code to clear bits 5-7 on a CPU RESET function (plus the line clock of course) should have no effect on normal system operation. Should an error occur during a non-vectored interrupt the error would be cleared momentarily and then set again as CPU RESET obviously could not have been generated. If it had been then the system could not be in the non-vectored interrupt routine.

# PARITY AND BUS ERRORS

These functions are also part of the CPU RESET function along with power fail/up. In order to get only one or the other then bit 7 of the external status register must be reset when the CPU RESET function

#### APPENDIX D

#### MICROM STATE CODE FUNCTIONS

Below is a list of MICROM STATE CODE FUNCTIONS for the WD1600 with a brief description of what each does. More elaborate descriptions, where necessary, follow the table.

CODE	MNEMONIC	FUNCTION
<i>aaa</i> 1	DMSY	Priority mask out
0010	RUN	Macro instruction fatch
øøii	IORST	I/O reset
øløø	INTEN	12 set
Ø1Ø1	INTDS	12 reset
Ø11Ø	ESRR	External status register request
Ø111	SRS	System reset
løøø	BYTE	Read byte operation
1øø 1	RMWW	Read-modify-write word
1ø1ø	RMWB	Read-modify-write byte
1Ø11	RLCI	Reset line clock interrupt
11øø	EARR	External address register request
11Ø1		Duplicate of "BYTE"
111Ø		Duplicate of "RMWW"
1111		Duplicate of "RMWB"

PMSK: The state code is generated on an OUTPUT WORD instruction when a new mask is written into location "2E". It signals the I/O devices that a new interrupt mask is on the DAL.

RUN: Generated during macro instruction fetch for a run light.

IORST: Generated during a RESET macro op code to reset I/O devices to some preset state.

INTEN: Enables the interrupt enable line -12.

đ.

INTDS: Disables the interrupt enable line -I2.

ESRR: Generated during an INPUT STATUS BYTE micro op code to indicate that the external status register is being requested. See note 1.

- SRS: Generated during a power up for a master system reset. This code is followed by a 300 cycle wait to allow time for any reset functions the hardware generates to be completed before any DAL requests are generated.
- <u>BYTE</u>: Generated during an INPUT BYTE micro op code to indicate a read byte operation without a read-modify-write.
- RMWW: Generated during an INPUT WORD micro op code with RMW active to indicate a read-modify-write word sequence.
- RMWB: Generated during an INPUT BYTE micro op code with RMW active to indicate a read-modify-write byte sequence.

- RLCI: Generated during a CPU RESET or a non-vectored interrupt without a power fail to clear both the line clock interrupt and external status register bits 5-7.
- EARR: Generated during an INPUT STATUS BYTE micro op code to indicate a request for the external address register during the user bootstrap routine.
- <u>CODES "D" "F"</u>: Duplicates of codes "8" "A" respectively except that these codes appear as a part of the READ micro op codes instead of as a part of the INPUT micro op codes. Either or both may be used by the hardware as is convenient. These codes preceed the others. They are generated only once, however, instead of repeating in the event of a wait state as the others do.
- NOTE 1: INPUT STATUS BYTE is not a function of reply and does not generate a SYNC. For these reasons the DAL must be tri-stated if a DMA device also exists. The data is always gated onto the lower byte. The upper byte is ignored.
- NOTE 2: Lack of state codes "8" "A" or "D" "F" during a READ INPUT sequence implies a read word operation without read-modify-write.

#### APPENDIX E

# OP CODE TIMINGS

All times are in cycles. Timings include all OP Code fetches, memory reads, and memory writes applicable to each. Timings assume that the memory is running with full speed with respect to the CPU. This requires a 16 Bit access time = 1 CPU cycle, and a 16 Bit memory read/write cycle time = 2 CPU cycles. One CPU cycle = 300 NS @ 3.3 MHZ, UØØ NS @ 2.5 MHZ, and 500 NS @ 2 MHZ clock rates. Timings are included for SMØ and DMØ as basic with additions as necessary in tables that follow the OP Codes for SML-7 and DML-7 timings.

#### FORMAT ONE OP CODES

OP_CODE	# CYCLES
NOP	1Ø
RESET	1ø
IEN	1Ø
IDS	1Ø
HALT	16+
XCT	44 + OP CODE EXECUTED
BPT	24
WFI	16+
RSVC	62
RRTT	60
SAVE	46
SAVS	65
REST	48
RRIN	52
RSTS	64
RUN	1 4

#### FORMAT TWO-FOUR OP CODES

OP CODE	# CYCLES
IAK	1ø
RTN	12
MSKO	10
PRTN	22
ICC	7
SVCA	37
SVCB	73
SVCC	71

#### FORMAT FIVE OP CODES

All branches = 9 cycles if branch occurs or not.

OP CODE	# CYCLES
ADDI	9
SUBI	<b>9</b> <u>1</u> 1
BICI	17
MOVI	9
SSRR	8 + (5 X # bits shifted)
SSLR	8 + (5 X # bits shifted)
SSRA	8 + (7 X # bits shifted)
SSLA	$8 + (5 \times \# \text{ bits shifted})$
SDRR	$20 + (7 \times # bits shifted)$
SDLR	20 + (7 X # bits shifted)
SDRA	20 + (9 X # bits shifted)
SDLA	$20 + (7 \times 3 \text{ bits shifted})$

FORMAT 7 OP CODES - DMØ

OP CODES	# CYCLES	ور ای ا	OP CODES	# CYCLES	5. 20
·····	···	i de la constante de la consta	a		
ROR	1ø		RORB	1 <b>19</b> 1 an _{12 1}	: ¹
ROL	1ø		ROLB	9	х. С
TST	1Ø		TSTB	9	
ASL	1Ø		ASLB	9	
SET	1ø		SETB	1ø	
CLR	1ø	:	CLRB	9	1970 - A
ASR	12		ASRB	11	
SWAB	1ø		SWAD	21	
COM	1ø		COMB	9	
NEG	19		NEGB	9	4
INC	19		INCB	9	
DEC	1ø		DECB	9	
IW2	10		LSTS	15	
SXT	12		SSTS	19	
TCALL	21		ADC	11	
TJMP	16	:	SBC	11	
FOR WORD OPS	AND:		FOR BYTE OPS	AND:	
DMI	ADD	4	DM1	ADD	3
DM2	ADD	4	DM2	ADD	3 4
DM3	ADD	8	DM3	ADD	7
DM4	ADD	6	DM4	ADD	5 1
DM5	ADD	10	DM5	ADD	9
DM6	ADD	10	DMG	ADD	9
DM7	ADD	14	DM7	ADD	13

For DM1 - DM7 and:

CLR subtract 1 cycle SWAB subtract 1 cycle

*NOTE: Add 2 more if SP or PC.

# FORMAT 8 OP CODES

OP CODE	# CYCLES	(ASSUMES NO INTERRUPTS)
		» •
MBWU	17 + (16 X	# words moved)
MBWD	15 + (16 X	# words moved)
MBBU	17 + (15 x)	# bytes moved)
MBBD	15 + (15 X)	# bytes moved)
MBWA	19 + (16 X	# words moved)
MBBA	19 + (15 X	# bytes moved)
MABW	19 + (16 X	# words moved)
MABB	19 + (15 X	# bytes moved)

# CYCLES

# FORMAT 9 OP CODES - DMØ

JSR*	22
LEA*	15 · · · · · · · · · · · · · · · · · · ·
ASH	19 if DST = $\emptyset$ ; 22 + (5 X count) if DST> $\emptyset$ ; 25+(7 X count) if DST < $\emptyset$ .
SOB	1ø if no branch, 13 if branch
XCH	23
ASHC	19 if DST = $\emptyset$ ; 38 + (7 X count) if DST> $\emptyset$ ; 38+(9 X count) if DST < $\emptyset$
MUL	183
DIV	29 if divisor error, 202 if no divisor error

*NOTE: DMØ illegal. Used as base figure only.

FOR ALL OF CODES EXCEPT SOB AND:

 DM1
 add
 Ø

 DM2
 add
 2

 DM3
 add
 2

 DM4
 add
 2

 DM5
 add
 4

 DM6
 add
 4

 DM7
 add
 8

OP CODE

#### FORMAT 10 OP CODES - SMO AMD DMO

OP CODE	# CYCLES		
ADD	11		
SUB	11		
AND	11		
BIC	11		
BIS	11		
XOR	11		
CMP	11		
BIT	11		
MOV	11		
CMPB	11		
MOVB	12		
DICD	<b>``</b> 11		

For SM1: add 3 for word ops, 1 for byte ops. For SM2: add 4 for word ops, 2 for byte ops. * For SM3; add 7 for word ops, 5 for byte ops. For SM4; add 5 for word ops, 3 for byte ops. * For SM5; add 9 for word ops, 7 for byte ops. For SM5; add 9 for word ops, 7 for byte ops. For SM7; add 13 for word ops, 11 for byte ops.

For DM1; add 4 for word ops, 3 for byte ops. For DM2; add 4 for word ops, 3 for byte ops. * For DM3; add 8 for word ops, 7 for byte ops. For DM4; add 6 for word ops, 5 for byte ops. * For DM5; add 10 for word ops, 9 for byte ops. For DM6; add 10 for word ops, 9 for byte ops. For DM7; add 14 for word ops, 13 for byte ops.

For MOVB and DM1-DM7 subtract 1 cycle.

*NOTE: Add 2 if SP or PC

# FORMAT 11 OF CODES - ALL ADDRESSING MODES

FADD:	If exponent difference > 39	2 <b>1</b>	138-145
	Worst Case	:	638
	Typical	:	180-420
FSUB:	If exponent difference > 39	<b>2</b>	141-148
	Worst Case	. 1	641
	Typical		190-430
FMUL:	If either operand = $9$	4 <b>\$</b> .	108-111
;	Worst Case		805
	Typical	٤.	590-780
FDIV:	If divide by Ø	, ‡:	96
	If divide into 9	:	118
	Worst Case	4	1596
	Typical	*	280-1210
WOND .	en e	:	49-86