DJ/DMA Floppy Disk Controller Technical Manual Revision 1

April 1982



DJ/DMA Floppy Disk Controller

Technical Manual

Revision 1

Table of Contents

1.	INTRODUCTION	1
2.1	PROGRAMMING SPECIFICATIONS. 2.1. The Channel Concept. 2.2. The Start Channel Command. 2.3. The Channel Command Address. 2.4. Command Structure. 2.5. DJDMA Controller Commands. 2.6. Controller Command Specifications. 2.6.1. SET DMA ADDRESS.	33445566
	2.6.2.READ SECTOR.2.6.3.WRITE SECTOR.2.6.4.SENSE DRIVE STATUS2.6.5.SET INTERRUPT REQUEST.2.6.6.SET ERROR RETRY COUNT.2.6.7.SET LOGICAL DRIVE.2.6.8.SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT.2.6.9.READ TRACK.	7 9 12 13 13 14 14
	 2.6.11. OUTPUT TO SERIAL PORT. 2.6.12. SERIAL INPUT ENABLE/DISABLE. 2.6.13. CONTROLLER HALT. 2.6.14. BRANCH IN CHANNEL. 2.6.15. SET CHANNEL ADDRESS. 2.6.16. SET TRACK SIZE. 2.6.17. READ CONTROLLER MEMORY 2.6.18. WRITE CONTROLLER MEMORY 2.6.19. EXECUTE CONTROLLER ROUTINE. 2.7. Command Summary. 	16 16 17 17 17 18 19 20 20
3.	IEEE 696 (S-100) BUS CONSIDERATIONS	21
4.	INTERRUPTS	21
5.	I/O CONNECTORS	22
6.	JUMPERED SETTINGS 6.1. EPROM Replacement 6.2. Bootstrap Program	22

Table of Contents, Cont.

7.	BOOTSTRAP LOAD	23
8.	BOOTING THE DJDMA	24
9.	FORMATTING DISKETTES	24
	Parts List Subject Index Software Listing Component Layout/Schematic	I-1 L-1

List of Tables

2-1.	Status Byte Codes	8
2-2.	STATUS BYTE 1: Drive Characteristic Byte	1Ø
2-3.	STATUS BYTE 2: Sector Length Code - \emptyset , 1, 2, or 3	1Ø
2-4.	STATUS BYTE 3: Drive Status/Characteristic Byte	11
2-5.	Supported Commands	2Ø
2-6.	Unsupported Commands	2Ø
	Status Code Summary	
7-1.	19-Byte Handshake Routine	23

1. INTRODUCTION

The Disk Jockey/Direct Memory Access (DJDMA) Floppy Disk Controller is a single board S-100 subsystem. It communicates with both 8 inch and 5 1/4 inch floppy disk drives. Up to eight drives may be connected to the controller - with the limitation that no more than four of each type can be accommodated.

Special programmable bipolar LSI logic makes it possible to read and write media with almost any format, be it hard or soft sectored. Presently, the controller supports soft-sectored IBM compatible 8 inch media and hard-sectored North Star compatible 5 1/4 inch media. In the spring of 1982, IBM and Radio Shack 5 1/4 inch soft-sectored media will also be supported. Existing controllers in the field can be upgraded by replacing two of the ICs on the unit. This is done at moderate cost to the user.

The controller has its own Z-80 4MHz microprocessor which is used to supervise data transfers between the disk drive and the system memory without intervention of the main CPU. This relieves the main CPU of time consuming processes which include head positioning, rotational delays, and the usual byte-by-byte transfer of data from the diskette to main memory. As a result, transfers are faster and more efficient. Moreover, the main CPU has more time for data processing, and thus, supports more users and/or tasks.

The main advantage of the DJDMA controller over almost all the others is its "glitch free" direct memory access channel. This advanced channel concept allows the controller to communicate with S-100 memory by "stealing" bus cycles from the main CPU. This idea of an intelligent I/O channel was first implemented by IBM on their famous 370 mainframes. Now for the first time, this powerful concept has been implemented on the Sl00 bus.

The channel has the full 24-bits of memory addressing as described in the proposed IEEE standard for the S-100 bus. Also, a great deal of care has been taken in the design of the interface circuitry so it conforms in every detail to this new standard and still allows the controller to work well with existing systems designed before the standardization effort was started.

The controller is a temporary bus master, meaning that it has the same access to memory as the CPU whenever it has control. It also features priority logic which allows it to contend with up to sixteen other "temporary" masters that may also want to "steal" bus cycles from the main CPU, or the "permanent" master.

The controller acts as a temporary master (TMA). A temporary master may take control of the bus to perform a DMA operation. This is possible because both the TMA and the CPU drive control lines. The CPU, as permanent master, monitors signals from the TMA. When the TMA wants control, it first asserts a HOLD/ signal to the CPU. Assuming the TMA has priority, the CPU acknowledges this signal upon completion of the present bus cycle by returning a processor hold acknowledge (pHLDA) signal. Upon receipt of this signal, the TMA enables its control line and asserts a control disable (CDSB) signal, disabling the CPU's control line. The TMA then disables the CPU's data-out, address and status lines using DODSB/, ADSB/ and SDSB/ signals. At that point the TMA has complete control to perform its DMA operation.

To return control to the CPU, the TMA first disables its own data-out, address and status lines, then re-enables the CPU's control lines, and simultaneously, its data-out, address and status lines. The TMA then releases its control line and makes false the HOLD/ signal, thus returning full control to the CPU.

So far, the process has been described as if only one temporary master wanted control of the bus. There can be up to 16 temporary masters on the bus. When there is more than one temporary master, they use the four DMA lines to decide who gets to assert HOLD/. Any device requesting the bus places its TMA priority level on the bus, and circuitry on the device decides if it has the highest priority. The device with the highest priority (ØF hex is highest) asserts HOLD/. It removes its priority from the DMA lines when it receives pHLDA from the permanent master.

The features associated with the intelligent channel on the controller make it exceptionally desirable in multi-tasking and multi-user applications. In fact, many were tailored to enhance the performance of Morrow Designs new, powerful DECISION I multi-processing IEEE 696/S-100 machine. The DJDMA is an integral part of this advanced microcomputer system which incorporates many of the concepts originally introduced by IBM in their famous 370 series mainframes.

The DJDMA can boot itself up on the bus and even has a primitive serial port which is intended for diagnostic purposes or possibly even integrating the controller into a larger S-100 system that has I/O that the boot disk is not aware of. **Under no circumstances** can it be used as a general purpose serial port to the system, however, since it is inactive during disk activity.

All in all, there is nothing on the market in the way of an S-100 bus floppy disk controller that comes anywhere near the performance and versatility of the DJDMA. For that matter, we here at Morrow Designs know of no other floppy disk controller on **any** bus that can match the DJDMA in price, power, performance, and flexibility.

Good luck with this product. One of the purposes of this document is to detail how the DJDMA controller can improve the speed and performance of your system. If we've missed anything, please let us know.

2. PROGRAMMING SPECIFICATIONS

2.1. The Channel Concept

The IBM 370 mainframe was the first computer system to make use of the channel concept. In the traditional setting, an I/Ocontroller, even one with direct memory access ability, was normally sent commands one at a time. Status was then reported through I/O ports after a command had completed.

One of the things a Direct Memory Access Controller does (and should do well) is communicate with main memory. Having realized this, someone very clever at IBM reasoned that if a controller could communicate with memory all that easily, why shouldn't it pick up its commands from memory as well? For that matter, why not have it lay down its status information in the CPU's main memory also?

Once the idea of picking up one command from memory is accepted, it is only a small step to think about placing strings of commands in memory and having the controller begin treating memory in the same way as the CPU does itself! That is, memory should be used for both instructions and data.

There is one detail missing in the above discussion. How is the controller to be started and stopped? A CPU starts running when power is turned on and continues (in theory) forever. But then there is the situation of a device whose primary job it is to transfer information to and from main memory and a mass storage device of some kind; it should remain idle until the CPU tells it otherwise.

A possible solution to the problem above is to have the device sample a memory location for a start command. At power-up, however, solid state memory does not have a predictable pattern. A start command could be present before it was actually issued by the CPU. The only foolproof way to issue a start command is through an I/O port. But doesn't that put us right back where we started? Actually, no.

It takes very little I/O circuitry to issue a simple pulse which can serve as a start command. It is also a small price to pay in cost and circuit board real estate for the flexibility and efficiency that is obtained.

Stop commands are much easier. Simply build an instruction into the controller's command set that forces it back to the idle state it was in just prior to the initial start pulse issued by the CPU.

Obviously, a channel type of controller needs some kind of onboard intelligence. At the time that IBM first built this kind of device, it was expensive both in terms of dollars and in circuit board real estate to implement this intelligence. Today

Programming Specifications

however, the situation is quite different. Microprocessors are inexpensive and take only a modest amount of space on a circuit board.

In theory, the only limitation to the power and flexibility of a channel driven controller is the size of the memory local to the resident microprocessor. Since memory is getting denser and cheaper, it would seem that time will favor the channel approach to I/O controllers.

2.2. The Start Channel Command

Just as in the general case discussed above, there is a single primitive I/O port on the DJDMA. It resides at location EF (hex) unless a custom unit has been ordered with a special I/O address. This port's only purpose is to send start pulses to the DJDMA controller. Any output instruction to port EF (hex) starts the DJDMA. It doesn't matter what value is sent nor does it matter what kind of device sends the data. Any time any output reference is made to this port by the main CPU permanent master, or even by a temporary master, the DJDMA begins fetching and executing commands. Where these commands come from and how they work is taken up below.

2.3. The Channel Command Address

When the DJDMA first powers up or is reset, there is a three-byte pointer initialized in its local memory. This pointer determines where the controller picks up its first command when a start pulse is issued via I/O port EF (hex).

There are actually two of these three-byte values the DJDMA maintains. The first points to where it should start its command sequence. The second points to where it should get its next command in the event that the current one is not a halt command. The user needs to be aware of both of these pointers as he sets up command sequences for the controller to execute.

The second pointer has the same function as the program counter of the main CPU: it always points to the next command that the controller will execute. The first pointer is similar to the value forced into the program counter (PC) of the main CPU when a reset signal is issued. In most cases, a reset signal forces a Ø into the PC. The processor commences to fetch instructions at this value.

The same is true for the DJDMA, except that the value is not zero. Also, unlike the CPU, this initial location can be changed by a sending the proper command to the controller. The initial location that the DJDMA controller begins fetching commands from is 50 (hex). The command that alters this starting location is described in the next section.

2.4. Command Structure

Commands to the DJDMA controller are at least two bytes long. The first byte is always the command code. Parameter lists follow the command byte (if needed) and the command status byte (if needed) comes at the end of the command string. The length of a command string varies with the command. Unless a branch in channel command is issued, commands must be arranged in memory one after the other with no gaps between the end of one command and the beginning of another. Sequences of commands must be terminated with either a controller halt command or a branch in channel command. If a sequence ends with a branch in channel command, another sequence of commands must be present at the location specified in the address parameter list of the branch in channel command.

2.5. DJDMA Controller Commands

The Disk Jockey DMA controller recognizes the following commands:

- SET DMA ADDRESS
- READ A SECTOR
- WRITE A SECTOR
- SENSE DRIVE STATUS
- SET INTERRUPT REQUEST
- SET ERROR RETRY COUNT
- READ TRACK
- WRITE TRACK
- OUTPUT SERIAL PORT
- SERIAL INPUT ENABLE/DISABLE
- CONTROLLER HALT
- BRANCH IN CHANNEL
- SET CHANNEL ADDRESS
- SET TRACK SIZE
- SET DRIVE DESELECT/HEAD UNLOAD TIMEOUT
- SET LOGICAL DRIVE
- READ CONTROLLER MEMORY
- WRITE CONTROLLER MEMORY
- BRANCH TO CONTROLLER ROUTINE

The last three commands require great care to use. They are used to format diskettes and will be used to support media formats which are not yet implemented. Improper use of any of the last three commands could produce unpredictable results and may cause the loss of information on write-enabled diskettes in drives connected to the controller. It could also cause the controller to be inoperative until a bus reset is performed. Morrow Designs will have a separate document (at extra cost) that describes the firmware on the DJDMA controller. This information should be available at the end of first quarter 1982 or early second quarter. Thus, users with special applications will have a way to extend the command structure of the DJDMA controller. However, extended commands will not be supported by Morrow Designs and we cannot stress too strongly that efforts in this direction will require a great deal time and expertise to complete and debug.

2.6. Controller Command Specifications

Specifications for each of the controller commands are described in the following sections. In many instances, examples are given to fully illustrate use of the command.

2.6.1. SET DMA ADDRESS

Command	code:	23 (hex)
Command	length:	4 bytes
Command	parameter list length:	3 bytes
Command	status list length:	Ø bytes

The command length is four bytes. The first byte is the command code: 23 (hex). The next three bytes specify a 24bit address in main memory where data is written to or read from during subsequent disk transfers. This field must be arranged so that the least significant byte of the address directly follows the command byte. The byte of next highest significance follows. The highest order byte of the address is last. The last byte specifies an extended page as defined in the proposed IEEE standard for the S-100 bus and allows memory addressing to be extended to 16 million bytes.

In systems that do not support this new extended addressing, the value of this high order byte is not important. However, it must be present - whether it is used or not. Other commands which have three byte address fields in their parameter list require the same byte significance order as described above. The firmware that processes commands on the DJDMA expects all address fields to be three bytes long - even if only two of the three have effect on the address bus of the system.

The following example is a command that sets the DMA address of the controller to location $8\emptyset$ (hex) - the default disk data buffer of the popular CP/M operating system:

23 80 00 00 (hex).

2.6.2. READ SECTOR

Command	code:	20 (hex)
Command	length:	5 bytes
Command	parameter list length:	3 bytes
Command	status list length:	l byte

The three-byte parameter field following the command code consists of

- l. track
- 2. side/sector
- 3. drive

in that order. The side select is encoded in the high order bit of the sector field and merged together to form the second byte in the parameter list. The third byte determines which of eight possible drives are read. If the system has been booted up from a 5 1/4 inch drive, drives Ø through 3 specify this; drives 4 through 7 specify 8 inch drives. If the system has been booted from an 8 inch drive, the numbering is reversed with the first four being 8 inch drives and the last four being 5 1/4 inch. The following example is a command that reads data from sector 3 of track 5 on side 1 of drive Ø:

20 05 83 00 00

The last zero is provided so that the controller can fill in the status of the transfer after it has completed the read. Here is a second example that reads sector 2 from track 6 on side \emptyset of drive 1:

20 06 02 01 00

Again, the last byte is for status reporting and it must be there.

The length of the sector (and consequently a valid range of sector values) depends on what size drive is being addressed and how the media has been formatted. In the media currently supported, the following sector values and data field lengths are relevant:

5 1/4" hard sectored single density:	Ø – 9 256 bytes
5 1/4" hard sectored double density:	Ø - 9 512 bytes
8" soft sectored single density:	1 - 26 128 bytes
8" soft sectored double density:	1 - 26 256 bytes
8" soft sectored double density:	1 - 15 512 bytes
8" soft sectored double density:	1 - 8 1024 bytes

The numbers in the above list are all decimal. The sector size, density, and valid range of values for the sector

number are all determined automatically by the controller. The controller can inform the system of these parameters by executing the SENSE DRIVE STATUS command which is taken up below. These details are presented here because it is necessary to know how much space the controller will use when data is read from the disk into main memory. Also, an error occurs if incorrect values are specified for the sector, track, or drive.

All 8 inch drives presently have 77 tracks numbered \emptyset through 76. This is not the case with 5 1/4 inch drives. Some have 35 tracks numbered \emptyset through 34, others have 4 \emptyset tracks numbered \emptyset through 39, and finally, the new double track density 5 1/4 inch drives have 8 \emptyset tracks numbered \emptyset through 79. The default value for 5 1/4 inch drives on the DJDMA is 4 \emptyset . However, this value can be changed by executing a SET TRACK SIZE command which is discussed below.

The last byte in the read sector command is called the status byte. This byte should be filled with some value other than what the controller might use when it reports status after the command is completed. A \emptyset is ideal since the controller does not use this value. For that matter, it does not use FF either. Either of these values are handy since they can be tested easily. By testing the status byte, the system can determine when a read command (among others) has completed. Below is a list of status byte codes along with their meanings. All values are in hex.

Table 2-1. Status Byte Codes

4Ø -	normal completion - no errors
8Ø -	improper command code
81 -	illegal disk drive value
82 -	drive not ready
83 -	illegal track value
84 -	unreadable media
85 -	improper sector header - no sync byte
86 -	CRC error in sector header read
87 -	seek error
88-8D -	compare error in sector header scan
8E -	CRC error in data field
8F -	illegal sector value for current media
9Ø -	media is write protected (writing only)
91 -	lost data - DMA channel did not respond
92 -	lost command - channel did not respond

The above list is complete and applies to any command that that reports status in its last byte. Not all codes apply to all commands. For example, 90 (hex) never appears as the status reported by the READ SECTOR command.

2.6.3. WRITE SECTOR

Command	code:	21 (hex)
Command	length:	5 bytes
Command	parameter list length:	3 bytes
Command	status list length:	l byte

The three-byte parameter field and the status byte have the same properties as those in the read sector command. All the items discussed in the read sector command apply to the write sector command with the exception that the write sector command can report a media write protect error (90 hex).

2.6.4. SENSE DRIVE STATUS

Command	code:	22 (hex)
Command	length:	6 bytes
Command	parameter list length:	l byte
Command	status list length:	4 bytes

The single byte in the parameter list specifies a drive. Legal values range from \emptyset to 7. The last byte of the status list has codes which were listed above in the READ SECTOR command. The first three bytes of status are peculiar to a specific drive and are detailed below. However, unless the last status byte contains a $4\emptyset$ (hex), the preceding three bytes do not accurately reflect the condition and characteristics of the drive whose status was supposed to be sensed.

If any value other than 40 (hex) is present, nothing can be learned from the first three status bytes. When the final byte contains a 40 (hex), the first three describe characteristics and status concerning the drive specified in the parameter byte of the command.

Table 2-2. STATUS BYTE 1: Drive Characteristic Byte

Each bit in this byte describes a different characteristic of the drive specified in the parameter field of the command.

- Bit \emptyset Information internal to the controller.
- Bit 1 If the media is hard-sectored, this bit is a 1. When the media in the drive is soft-sectored this bit will be a Ø.
- Bit 2 If the drive is $5 \frac{1}{4}$ inch, this bit is a l. If the drive is 8 inch, the bit is a \emptyset .
- Bit 3 If the drive has a DC motor with an ON/OFF switch, this bit is a l. If there is no ON/OFF switch, or if the drive motor is AC, this bit is a Ø.
- Bit 4 If the media in the drive is double density, this bit is a 1. It is Ø only if the media is single density.
- Bit 5 If this bit is a l there is no "drive ready" signal supplied by the drive. For drives with no "ready" signal, the DJDMA firmware tests for the presence of sector/index holes. If the drive has an active "ready" signal, this bit is a Ø.
- Bit 6 If there is no "head load" command line to the drive, the controller assumes that the head(s) are always loaded against the media and this bit is a l. If there is a "head load" command line to the drive, this bit is a Ø.
- Bit 7 If the head(s) are currently loaded against the media, this bit is a l. If the head(s) are not loaded, this bit is a Ø.

Table 2-3. STATUS BYTE 2: Sector Length Code - \emptyset , 1, 2, or 3

The Ø indicates a sector length of 128 bytes, 1 stands for a length of 256 bytes, 2 means that the length is 512 bytes, and 3 indicates that the sector is 1024 bytes long. These are all decimal numbers.

Table 2-4. STATUS BYTE 3: Drive Status/Characteristic Byte

There is an input port on the controller which can examine status signals transmitted directly from the selected drive.

The third status byte is a direct image of this port.

- Bit \emptyset Used internally by the controller and is of no meaning to the system.
- Bit 1 Current status of the serial input line from an RS-232 device which may be attached to connector P3, the serial port of the controller.
- Bit 2 This bit indicates that a double-sided 8 inch drive is currently selected and that double-sided media is present in the drive. This line is not driven by 5 1/4 inch drives; thus, an indirect means must be employed to determine if a 5 1/4 inch drive is double-sided and has double-sided media in it.
- Bit 3 Currently not used.
- Bit 4 This is the index/sector hole indicator. If this bit is a 1, the drive has sensed the presence of either an index hole or a sector hole.
- Bit 5 If this bit is a l, the head(s) of the drive are at Track Ø. If the head(s) are positioned over some other track, this bit is a Ø.
- Bit 6 This bit is a l if the media in the drive is write protected. A zero indicates that the media is not write protected and disk write commands do not produce "write protect" errors.
- Bit 7 This is the drive ready bit. Most 5 1/4 inch drives have no signal on this line; thus, it is not a good "drive ready" indicator in this case.

All 8 inch drives produce a "ready" signal at this bit. If the current drive is an 8 inch and this bit is 1, the drive is "ready" to accept read, write, or step commands. If it is a \emptyset , the 8 inch drive is not "ready" and will not respond to commands from the controller.

2.6.5. SET INTERRUPT REQUEST

Command	code:	24 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command generates an interrupt to the system bus. There is a bus driver on the DJDMA circuit board whose output terminates at a jumper pad near the lower edge of the board (the exact location is described later in the manual). This jumper pad is arranged so that the driver can be connected to the main interrupt line of the system bus (PINT*) or any one of the eight vectored interrupt lines (VIØ*, VII*, ... VI7*).

The controller is shipped from the factory with the driver uncommitted. If the DJDMA is to generate interrupts to the system, this driver must be connected to one of the nine interrupt lines. If the driver is not connected, the INTER-RUPT REQUEST command causes the controller to pause until another start pulse is issued by the system. However, once an INTERRUPT REQUEST command is executed, the controller is put into a special state where the board responds differently to the start pulse than it usually does.

Normally a start pulse causes the controller to begin fetching commands at the location specified by the most recent channel command word address. When the DJDMA executes an INTERRUPT REQUEST, it activates the interrupt bus driver on the circuit board. It then pauses with this bus driver still active.

Upon receipt of the next start pulse, the controller turns off the bus driver generating the interrupt and fetches the command which immediately follows the interrupt request command. The controller thus treats the first start pulse issued after the interrupt request command has completed as an INTERRUPT ACKNOWLEDGE handshake signal. This is the only circumstance in which a start pulse to the controller does not cause the command pointer to be reset.

The system can test the status byte following the command code to determine when the command has completed. When the command completes, it fills the status byte with a 40 (hex). When the interrupt request bus driver is not connected, an interrupt request command causes the controller to pause until the next start pulse is received, at which time it resumes executing commands where it left off.

2.6.6. SET ERROR RETRY COUNT

Command	Code:	28 (hex)
Command	length:	2 bytes
Command	parameter list length:	l byte
Command	status list length:	Ø bytes

This command specifies how many times a sector is read in the event that a CRC error occurs in the data field. At least one read always takes place, so the smallest value that should appear in the parameter byte is a 1. This value can be as high as 255 (decimal). The default value is 10 (decimal).

This command's main purpose is to ensure that the value can be made smaller for diagnostic purposes. It is also useful when a diskette becomes worn and data recovery becomes more difficult. In this case, the value is made larger.

2.6.7. SET LOGICAL DRIVE

Command	code:	2E (hex)
Command	length:	3 bytes
Command	parameter list length:	l byte
Command	status list length:	l byte

This command allows the user to change the logical numbering assigned to the 8 inch and $5 \ 1/4$ inch drives. The default values assigned the the 8 inch drives are Ø through 3, while the 5 1/4 inch drives are assigned values 4 through 7.

If a 4 appears in the parameter list of this command, the 5 1/4 inch drives are assigned drive values Ø through 3, while the 8 inch drives have their values changed to 4 through 7. A Ø in the parameter field reverses these values to the original default values. There is no status byte associated with this command and bit-2 in the parameter field is the only part of the byte examined by the command.

The status byte reported by the command reflects the logical value of the first physical 8 inch drive prior to the execution of the SET LOGICAL DRIVE command. If the status is 40 (hex), the previous logical value of the first physical 8 inch drive was 0. If the status is 44 (hex), the old value was 4.

The logical values assigned to the drives are also affected by performing a bootstrap operation which is discussed later.

2.6.8. SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT

Command	Code:	2F (hex)
Command	length:	2 bytes
Command	parameter list length:	l byte
Command	status list length:	Ø bytes

In order to conserve power and maximize diskette life, during periods of disk inactivity the controller unloads the drive head(s) and deselects the drive after a certain number of revolutions of the diskette. Normally, the controller waits sixteen revolutions before it deselects a drive. This command allows the user to change this situation. The value in the parameter list determines how many revolutions occur after no disk activity before the head(s) are unloaded and the drive is deselected. A disk transfer operation requires more time if the drive is not selected and so, under certain conditions, it may be desirable to extend the time before a drive is deselected after a transfer occurs. This command makes it possible to affect this situation. The value in the parameter field should be between 1 and 255 (decimal). However, when the heads are loaded for extended periods of time with the motor running, diskette media life is shortened considerably.

2.6.9 READ TRACK

Command	code:	29 (hex)
Command	length:	8 bytes
Command	parameter list length:	6 bytes
Command	status list length:	l byte

This command reads an entire track into main memory starting at the value specified by the most recent SET DMA ADDRESS command. The transfer begins with the first full sector encountered by the controller. Thus, the buffer may not fill from the beginning.

As an example, suppose that the diskette had eight 1024 byte sectors and the first full sector of data encountered was Sector 6. In this case the last 3072 bytes of the buffer would be filled with Sectors 6, 7, and 8. The DJDMA memory pointer would then be reset to the start of the track buffer and Sectors 1 through 5 would be transferred.

The first three bytes of the parameter list specify

- track
 side
- 3. drive
- in that order. The side bit must appear in the most significant bit of the byte. Thus, the second byte in the parameter list is either \emptyset or $8\emptyset$ (hex). The last three bytes of the parameter list form a memory pointer to a sector table.

There must be an entry in this table for each sector on the track.

As an example, if the diskette in the selected drive had 512 byte sectors, there would be fifteen entries and the table length would also be fifteen. This table should be initialized with Øs, 8Øs (hex), or FFs (hex).

As a sector of the track is read, the controller fills the byte of the table corresponding to the sector with status information concerning that particular sector (assuming the initial entry was \emptyset). Thus, the system can determine error information individually, sector by sector.

If the controller encounters an FF (hex) entry in the sector table, it skips that sector which corresponds to the entry.

If a whole section of the table has FFs, the sectors corresponding to this section are not read.

If the controller encounters an entry in the table of 80 (hex), the READ TRACK command terminates at that point. An example should illustrate these ideas.

Suppose side 1 of track 23 (decimal) is to be read into a track buffer starting at location ØØEØØØ (hex) from drive 2 and that a set DMA address command with this value has already been executed. Suppose also that there are 1024 byte sectors on the diskette and that the sector table is to immediately precede the track buffer in memory. The command to read the track would then appear as follows:

29 17 80 02 F8 DF 00 00

The sector table address of $\emptyset\emptyset$ DFF8 (hex) has a value of eight less than $\emptyset\emptyset$ E $\emptyset\emptyset\emptyset$ (hex) since there are eight sectors on the track of the diskette. The last byte (indicated with a value of $\emptyset\emptyset$) is the overall status byte for the command. The status codes are the same as the READ SECTOR COMMAND where they are listed.

2.6.10. WRITE TRACK

Command	Code:	2A (hex)
Command	length:	8 bytes
Command	parameter list length:	6 bytes
Command	status list length:	l byte

The write track command is similar to the READ TRACK command. The six bytes of the parameter list are exactly the same and even the sector table entries work the same. Normally, the table has Øs as entries. Sectors that are not to be written (or rewritten) are marked with FFs (hex) while an 8Ø (hex) causes the command to terminate. As with the read track command, the starting address of the track buffer is initialized with a SET DMA ADDRESS command.

2.6.11. OUTPUT TO SERIAL PORT

Command	code:	2B (hex)
Command	length:	3 bytes
Command	parameter list length:	l byte
Command	status list length:	l byte

This command communicates with the output portion of the bit serial port on the DJDMA. The parameter byte is filled with the ASCII value that is to be transmitted to the RS-232 device connected to the port. The status byte should be initialized to either \emptyset or FF (hex). The command fills the status byte with a 4 \emptyset (hex) when all eight data bits and two stop bits have been transmitted.

The speed of this serial port is 9600 baud and cannot be changed. Also, it is vital that the system refrain from sending new start pulses to the controller until this command has completed. Otherwise, transmission of the serial stream is aborted before any or all of the bits have been sent.

The main purpose of the port in this subsystem is to allow a user to boot-up in a system where I/O devices are not defined on the boot diskette. This port is not adequate as a system consul port and will cause the controller to run less efficiently while the port is active (there is no disk activity while the serial port is engaged in data transmission). Input serial data can also be easily lost if the controller is supervising data transfer to or from a disk drive.

The input side of this serial port does not work the same as the output and is discussed in the next command.

2.6.12. SERIAL INPUT ENABLE/DISABLE

Command	Code:	2C (hex)
Command	length:	2 bytes
Command	parameter list length:	l byte
Command	status list length:	Ø bytes

This command enables or disables input from the bit serial RS-232 port on the controller. Serial input operates in a slightly different manner than serial output. If the input side of the port is enabled, characters received by the port are deposited at location ØØØØ3E (hex).

After loading a new character at this location, the controller writes 40 (hex) at location 00003F (hex). This second location serves as a status flag for serial input and should be reset to some other value after reading the character. In the enable/disable command, the value of the parameter byte determines whether the port is to be enabled or disabled. A \emptyset in this byte instructs the controller to turn off the port, while a 1 forces the DJDMA to enable input. At boot-up, input is enabled, but if there is no terminal connected to the board, it is automatically disabled.

2.6.13. CONTROLLER HALT

Command	code:	25 (hex)
Command	length:	2 bytes
Command	parameter list length:	Ø bytes
Command	status list length:	l byte

This command is used to halt the DJDMA controller. There are no parameters. The status byte should be initialized to \emptyset or FF (hex). The controller fills this byte with a 4 \emptyset (hex) when the command completes. As mentioned previously, this command resets the command pointer. Hence, the next start pulse causes the controller to begin fetching commands from the channel command word address which has an initial value of $\emptyset\emptyset\emptyset\emptyset05\emptyset$ (hex). This value can be changed with a command that is described below.

2.6.14. BRANCH IN CHANNEL

Command	code:	26 (hex)
Command	length:	4 bytes
Command	parameter list length:	3 bytes
Command	status list length:	Ø bytes

The three parameter bytes specify a branch address for the controller. This address is the location from where the controller fetches its next command. The address bytes are arranged so that the low order byte immediately follows the command code, the middle order byte is next and the high order byte is last. There is no status code and immediately after execution, the controller picks up the next command from the branch address.

2.6.15. SET CHANNEL ADDRESS

Command	code:	27 (hex)
Command	length:	4 bytes
Command	parameter list length:	3 bytes
Command	status list length:	Ø bytes

The three parameter bytes of this command specify a memory address. After this command has executed, start pulses from the system cause the controller to fetch its first instruction at this address. The order of the bytes is the same as the branch in channel command. There is no status byte associated with this command.

2.6.16. SET TRACK SIZE

Command	Code:	2D (hex)
Command	length:	4 bytes
Command	parameter list length:	2 bytes
Command	status list length:	l byte

This command allows the system to change the number of tracks that the controller assumes are on a disk drive. The first byte in the parameter list describes a drive and should have values between Ø and 7. Other values cause the command to return an error and not change the track value of any drive.

The second byte must contain a hex number which is **one larger** than the largest numerical track on the diskette. For 35 track drives, this value is 35 since the track numbering starts at zero. For the same reason, the value is 40 for 40 track drives, 77 for 77 track drives, and 80 for 80 track drives. (All the numbers used in this paragraph are decimal. They must be changed to hexadecimal when incorporated into the command string.)

It is possible to damage a drive if seeks are performed to tracks which extend beyond the boundaries of the seek mechanism. The controller has no way to determine if a particular value is improper for a given drive. The user must exercise care in executing this command and Morrow Designs takes no responsibility for damage that occurs through its misuse.

2.6.17. READ CONTROLLER MEMORY

Command	Code:	AØ (hex)
Command	length:	8 bytes
Command	parameter list length:	7 bytes
Command	status list length:	Ø bytes

The first three bytes of the parameter list specify a main memory address with bytes in ascending order (just like the other commands that required a three-byte address field.)

The next two bytes specify a count which can have values anywhere between Ø and FFFF (hex). The last two bytes specify an address in the memory of the on-board Z-8ØA microprocessor. This command transfers local memory to main memory which allows the main CPU to read the controller's memory. It is not advisable to read locations 4Ø01 (hex), 8001 (hex), AØ00 (hex), etc., since this type of reference causes the controller to hang waiting for data from a drive when none is selected. The only way to reliably recover from this fault is to issue a reset to the system. Morrow Designs does not recommend use this command and does not support applications that make use of this command or the two that follow. This command reports no status.

2.6.18. WRITE CONTROLLER MEMORY

Command	Code:	Al (hex)
Command	length:	8 bytes
Command	parameter list length:	7 bytes
Command	status list length:	Ø bytes

The first three bytes of the parameter list specify a main memory address in ascending order (just like the other commands that required a three-byte address field.)

The next two specify a count that can range between \emptyset and FFFF (hex).

The last two bytes specify an address in the memory space of the on-board Z-80A microprocessor. This command transfers data from main memory to the memory of the controller. There are only 1024 bytes of RAM on the controller board. This RAM starts at location 1000 (hex). The only locations safe to write in are between 1030 and 127F (hex). Writing in other locations produces unpredictable results and can lead to loss of data on diskettes which are not write protected and are inserted in drives connected to the controller. Morrow Designs does not support the use of this command. This command is used in diskette format programs (included in this manual) but we strongly recommend that it not be used for other purposes). There is no status byte associated with this command.

2.6.19. EXECUTE CONTROLLER ROUTINE

Command	Code:	A2 (hex)
Command	length:	3+ bytes
Command	parameter list length:	2 bytes
Command	status list length:	Ø+ bytes

The two bytes in the parameter list specify an address in the memory space of the on-board Z-80A microprocessor. This command forces the on-board processor to branch to and begin executing instructions at this address. As with the previous command, it is extremely dangerous and should not be used by anyone except those well versed with the inner workings of the controller. The status list length is given as 0+ bytes because the length and type of status varies depending on the nature of the routine at the specified address. As with the previous two commands, Morrow Designs does not support use of this command.

2.7. Command Summary

The following tables summarize commands that are both supported and unsupported by the DJDMA.

Table 2-5. Supported Commands

- Set DMA (low, med, high)
- Read Sector (track, side/sector, drive, status)
- Write Sector (track, side/sector, drive, status)
- Sense Status (dstatl, dstat2, dstat3, status)
- Set Interrupt Request (status)
- Set Error Retry Count (count)
- Set Logical Drive (drive, type)
- Set Head Unload/Drive Deselect Timeout (revolution count)
- Read Track (track, side, drive, low, med, high, status)
- Write Track (track, side, drive, low, med, high, status)
- Serial Port Output (ASCII byte)
- Serial Input Enable/disable (control byte)
- Controller Halt (status)
- Branch in Channel (low, med, high)
- Set Channel Address (low, med, high)
- Set Track Size (drive, hitrack)

Table 2-6. Unsupported Commands

- Read CMemory (tlow, tmed, thigh, lcnt, hcnt, slow, shigh)
- Write CMemory (slow, smed, shigh, lcnt, hcnt, tlow, thigh)
- Execute Controller Routine (low, high, ..., ...)
- 2.8. Status Codes

The following table summarizes the DJDMA status codes.

Table 2-7. Status Code Summary

STATUS CODE DESCRIPTION

4Ø		Normal completion - no error encountered
		Improper Command Code
81		Improper Disk Drive Value
82	• • • • • • • • • • • • • • • • •	Disk Drive Not Ready
83		Improper Track Value
84		Unreadable Media
		<pre>Improper Sector Header - No Sync Byte(s)</pre>
86	• • • • • • • • • • • • • • • •	CRC Error in Sector Header Scan
87		Seek Error
88	- 8D	Compare Error in Sector Header Scan
8E		CRC Error in Data Field
8F	• • • • • • • • • • • • • • • •	Improper Sector Value
9Ø		Media Write Protected
91		Lost Data - DMA Channel did not respond
		Lost Command - Channel did not respond

3. IEEE 696 (S-100) BUS CONSIDERATIONS

The DJDMA controller has been designed to meet the IEEE/696 proposed standard for the S-100 bus and will operate properly in any S-100 mainframe which meets this proposed standard and can accommodate temporary bus masters. In fact, the DJDMA runs in most existing S-100 systems in operation today. However, we cannot guarantee that the controller will operate in a system unless it meets all the specifications contained in the IEEE/696 document.

In transferring data from a floppy disk directly into main memory, the DJDMA assumes that the permanent master in the system will respond to bus requests by the controller fast enough so that data will not be lost. If an 8 inch double density drive is connected to the controller, a byte of data is read or written every 16 microseconds.

The transfer rate for single density 8 inch drives and double density 5 1/4 inch drives is a byte every 32 microseconds.

Single density 5 1/4 inch drives have a transfer rate of one byte every 64 microseconds. If some device, such as a front panel, holds the READY line of the bus down for extended periods during disk transfers, data is lost and the controller cannot function properly.

Morrow Designs assumes that the user has made the proper determination concerning the ability of his system to respond to bus requests from the DJDMA so that data is not lost during disk transfers. Morrow Designs is not responsible for operation of the controller in systems that cannot respond to bus requests at least as fast as those detailed above for the various types of floppy disk drives.

4. INTERRUPTS

At the lower left area of the DJDMA circuit board, just above the edge connector fingers, is a jumper area designed so users can connect the board's interrupt request bus driver to one of the nine interrupt request lines: VIØ*, VI1*, VI2*, VI3*, VI4*, VI5*, VI6*, VI7*, or PINT* (See the component layout for an illustration of this area).

If the system does not use interrupts, there is no need to connect J3 to any of these lines. If J3 is not jumpered, it appears to the system that the controller has entered a pause state when it executes an interrupt request command. All activity stops (just as it does after a halt command). When the next start pulse is sent to the controller, it picks up its next instruction from the memory location immediately following the status byte of the interrupt request command (this is not the same as a halt command). The DJDMA is shipped from the factory without any jumpering between J3 and the interrupt request lines. If the controller is to generate interrupt requests, the user must determine which of the nine possible connections is appropriate for his system. The DECISION I user reference manuals contain information about how the DJDMA communicates with the interrupt controller on the MULT-I/O and WUNDERBUSS I/O boards, and should serve as an example of how interrupts from the DJDMA could work in other systems.

5. I/O CONNECTORS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

There are three I/O connectors at the top of the DJDMA circuit board: Pl, P2, and P3.

P3 is at the top left-hand side of the board and is the connector for the bit serial RS-232 port. It has three pins, numbered 1 through 3 from left to right. Pin-1 is the RS-232 ground signal, pin-2 is the input and pin-3 is the RS-232 output signal.

To the right of P3 is P2. P2 has 34 pins and is used to connect $5 \ 1/4$ inch drives to the controller. The pins are arranged in two rows - the odd numbered pins being just above the even numbered ones. The pins are numbered 1 through 33, odd from right to left, and 2 through 34, even from right to left. All the odd numbered pins are connected to ground while the even numbered pins carry information to and from $5 \ 1/4$ inch floppy disk drives.

Pl is the right-most connector and has 50 pins. This connector is used to connect 8 inch drives to the controller and has pins arranged in two rows, the same as P2. The upper pins are odd and are numbered 1 through 49, right to left. The lower pins are even and are numbered 2 to 50, right to left. As before, all odd pins are grounds while even pins carry signals between the controller and 8 inch drives.

6. JUMPERED SETTINGS

Refer to the component layout drawing included in this manual for a more complete understanding of the discussion in this section.

6.1. EPROM Replacement

The jumpered setting at Jl (located in the upper right hand corner of the board) is factory set B to C for a 2732 EPROM. It may be jumpered A to B, effectively replacing it with a 2716 EPROM. But please note that the **factory setting must be maintained** for proper system operation. The optional setting reduces the address space available and is only to be used in special, limited applications.

6.2. Bootstrap Program

J2 (located in the lower mid-section of the board) is jumpered B to C for conditional bootstrap operation. This mode is used for the Decision I and controllers are shipped from the factory with a jumper between these two pins.

J2 is jumpered A to B for non-bootstrap mode in systems which cannot allow a temporary master to hog the bus and intend to boot the DJDMA controller by external means.

7. BOOTSTRAP LOAD

The DJDMA performs an automatic bootstrap load at reset or poweron if J2 is jumpered B to C and a shunt jumper is placed between pins 1 and 2 of P3, or if a terminal is connected to P3. In either case, the controller halts the main CPU by taking control of the bus and reads the first 38 (hex) locations in main memory into its own local memory. Next it loads Øs into these first 38 (hex) bytes and places a short, 19 byte (decimal) handshake routine between 000038 and 00004A (hex). The bus is then re-When the main CPU executes the first part of the leased. handshake routine, the controller restores the first 38 (hex) locations of main memory to its original state. Next, 80 (hex) bytes are loaded between ØØØØ8Ø and ØØØØFF (hex) from the first sector on Track Ø of the disk. Finally, the controller writes a control byte to the handshake routine which causes the main CPU to branch to location 000080 (hex). A listing of the 19-byte handshake routine is given below.

Table 7-1. 19-Byte Handshake Routine

ØØØØ38 ØØØØ3B	21 4A 36 ØØ	ØØ	START:	LXI MVI	Н,4А М,Ø
ØØØØ3D	7E		LOOP:	MOV	А,М
ØØØØ3E ØØØØ3F	B7 CA 3D	aa		ORA JZ	A LOOP
00003F 000042	FE 40			CPI	100Р 40Н
ØØØØ44	02 02	ØØ		JNZ	LOOP
000047 00004a	C3 8Ø FF	ØØ		JMP DB	8ØH Øffh
5555 H					~111

The controller will boot from either the first drive connected to the 8 inch port or the first drive connected to the 5 1/4 inch port. The decision as to which port to choose is determined by testing for a "drive ready" signal. The 8 inch port is tested first. The controller will alternately continue to test for "drive ready" indefinitely to allow the user time to insert a diskette. This is evidenced by the indicator lights on the disk drives. They will alternately blink as the controller checks for the ready signal.

8. BOOTING THE DJDMA

The following is the proper procedure for booting the DJDMA:

- 1. Open the door of any drive the DJDMA could boot from.
- 2. Insert a bootstrap diskette in the boot drive WITHOUT closing the driver door.
- 3. Depress the RESET switch.
- 4. While the RESET switch is depressed, close the drive door.
- 5. Release the RESET switch.

It is possible that the above procedure will have to be repeated twice depending on the value of location \emptyset .

If a shunt jumper across pins 2 and 3 of P3 is not in place or if a terminal is not connected to P3, the controller powers itself up in normal "cycle steal" mode and waits for commands from the system.

9. FORMATTING DISKETTES

There are no firmware commands on the DJDMA to format diskettes for two reasons: Formatting is a dangerous operation. If a diskette is in a drive with valuable information written on it, an accidental format command could destroy this data. The controller is also capable of formatting a wide variety of diskettes and the EPROM is not large enough to accommodate both the command processor code and all of the desirable format routines.

For these reasons, the format routines are loaded from main memory using the WRITE CONTROLLER MEMORY command and executed using the EXECUTE CONTROLLER ROUTINE command. A listing of two format programs for IBM soft-sectored 8 inch diskettes and North Star hard-sectored 5 1/4 inch diskettes appears as an appendix to this manual. These programs are also available on diskettes for a modest cost for those who wish to avoid using controller commands not supported in the field.

When a CP/M operating system is shipped with either a lone DJDMA controller or a disk system which includes a DJDMA controller, there are built-in commands on the system diskette which will format both types of diskettes.

Parts List

Amount	Function	Description
1	PC board	DJDMA
5	Diode	1N914
1	Transistor	2N39Ø4
6	Transistor	2N39Ø6
Ũ	11411315001	2113 900
2	Regulator	+5 volts
1	Regulator	+12 volts
1	Regulator	-12 volts
1	Resistor	1K Ohm 1/4W 5%
2	Resistor	1 Meg Ohm 1/4W 5%
1	Resistor	12K Ohm 1/4W 5%
1	Resistor	1.2K Ohm 1/4W 5%
1	Resistor	1.5K Ohm 1/4W 5%
1	Resistor	180 Ohm 1/4W 5%
2	Resistor	27K Ohm 1/4W 5%
4	Resistor	330 Ohm 1/4W 5%
11	Resistor	3.3K Ohm 1/4W 5%
1	Resistor	390 Ohm 1/4W 5%
3	Resistor	4.7K Ohm 1/4W 5%
1	Resistor	47K Ohm 1/4W 5%
1	Resistor	2.ØK Ohm 1/4W 1%
1	Resistor	20.0K Ohm 1/4W 1%
1	Resistor	28.ØK Ohm 1/4W 1%
1	SIP	180K 1/8W 5% (10-pin)
1	SIP	3.3K 1/8W 5% (8-pin
1	Inductor	4.7uh
1	Capacitor	.ØØlmf ceramic disk
13	Capacitor	.luf mono cap
1	Capacitor	.Øl mylar cap
1	Capacitor	33pf silver/mica
2	Capacitor	47pf silver/mica
2	Capacitor	100pf silver/mica
1	Capacitor	1200pf silver/mica
1	Capacitor	620 pf silver/mica
8	Capacitor	luf dip. tant.
1	Crystal	4 MHz
1	PCB Header	SIN RT> NHD 3
1	PCB Header	DIN RT> HD 34
1	PCB Header	DIN RT> HD 50
2	Slide Jumpers	
2	Screws	632 X 5/16 Pan Phil

Parts List, Cont.

2	Hex Nuts	632
2	Heat Sinks	Low Profile 3 Fin
2	Heat Sinks	Slimline 5 prong
1	IC Socket	Low Profile (8-pin)
13	IC Sockets	Low Profile (14-pin)
12	IC Sockets	Low Profile (16-pin)
2	IC Sockets	Low Profile (18-pin)
15	IC Socket	Low Profile (20-pin)
1	IC Socket	Low Profile (24-pin)
1	IC Socket	Low Profile (28-pin)
1	IC Socket	Low Profile (40-pin)
1	IC	1458
2	IC	2114-3 RAM
1	IC	74Ø4
1	IC	74Ø6
1 1 1 2 1 1 3 1 2 1 1 4 4 1 1 3 1	IC IC IC IC IC IC IC IC IC IC IC IC IC I	74LSØ2 74LSØ4 74LSØ8 74LS1Ø 74LS138 74LS139 74LS153 74LS221 74LS273 74LS273 74LS279 74LS279 74LS279 74LS373 74LS374 74LS38 74LS393 74LS374 74LS75
1	IC	81LS95
1	IC	81LS96
1	IC	PAL
1	IC	FPLA
5	IC	PROM

Subject Index

BRANCH IN CHANNEL, 17 Board compatibility, 1 С CONTROLLER HALT, 17 CP/M data buffer, 6 Command Pointer reset, 17 Command parameter lists, 5 Command status byte, 5 Controller DMA channel, 1 microprocessor, 1 supervision of data transfer, 1 Cycle steal mode, 24 D DJDMA self boot capability, 2 DMA communication with main memory, 3 Dangers of formatting diskettes, 24 Data recovery, 13 Data transfer, 21 Drive values, 13 E EXECUTE CONTROLLER ROUTINE, 19 Extended addressing, 6 **IEEE** standards and board compatibilty, 1 Intelligent I/O channel, 1 Interrupt request lines, 12 Jumpering interrupt request lines, 22 Listing of DJDMA Controller Commands, 5 Listing of status byte codes, 8 Listing of valid sector values, 7

Subject Index

M

```
Master
permanent, 1, 4
temporary, 1, 4
```

0

OUTPUT TO SERIAL PORT, 16

P

Permanent master, 1, 4 Port enable and terminal connection, 17 Power-up or reset pointer, 4 Primitive I/O port - DJDMA, 4 Program Counter, 4

R

READ CONTROLLER MEMORY, 18 READ SECTOR, 7 READ TRACK, 14

<u>s</u>

Sector transfer sample, 14 SENSE DRIVE STATUS, 9 SERIAL INPUT ENABLE/DISABLE, 16 SET CHANNEL ADDRESS, 17 SET DMA ADDRESS, 6 SET ERROR RETRY COUNT, 13 SET HEAD UNLOAD/DRIVE DESELECT TIMEOUT, 14 SET INTERRUPT REQUEST, 12 SET LOGICAL DRIVE, 13 SET TRACK SIZE, 18 Serial port communication, 16 Start command, 3 Status flag for serial input, 16 Stealing bus cycles, 1 Stop command, 3

т

Temporary master, 1, 4 Track numbering, 8 $\frac{\mathbf{U}}{\mathbf{U}}$ Undefined I/O devices, 16

W

WRITE CONTROLLER MEMORY, 19 WRITE SECTOR, 9 WRITE TRACK, 15

 $\frac{\mathbf{Z}}{\mathbf{Z}-8\emptyset\mathbf{A}}$ - memory transfer, 19

SOFTWARE LISTING

DJDMA/FORMAT.ASM 12-18-81

0000 '	31 Ø59E'	START:	LD	SP, ECODE+3ØH	; initialize the stack pointer
0003'	21 1030		LD	HL,1030H	; initalize command addresss
0006	22 Ø161'		LD	(DOTCMD+1),HL	
0009'	21 113A		LD	HL, SDADVT	
ØØØC'	22 Ø167'		LD	(ATCMD+1), HL	
ØØØF'	21 Ø16F'				
0012			LD	HL, SMESSG	start of program message
	CD Ø11E'		CALL	OUTM	;send the message
0015	CD Ø12A'		CALL	INPUT	get response to drive number
0018'	D2 ØØ24'		JP	NC, DATAOK	;test for valid input
ØØ1B'	21 Ø1BA'	DEXIT:	LD	HL, BMESSG	;invalid input message
ØØ1E'	CD Ø11E'		CALL	OUTM	;send the message
ØØ21 ·	C3 ØØØØ'		JP	START	;go back to start of program
ØØ24'	32 Ø45D'	DATAOK :	LD	(SINGLE+1),A	;store the drive number in code
ØØ27'	21 Ø1ED'		LD	HL, DMESSG	type of density message
ØØ2A'	CD Ø11E'		CALL	OUTM	; send the message
ØØ2D'	CD Ø12A'		CALL	INPUT	;wait for response
ØØ3Ø'	DA ØØ1B'		JP	C, DEXIT	;test for improper input
ØØ33'	E6 Ø1		AND	1	density encoded in bit Ø
0035	32 Ø32A'		LD	(DENSTY), A	;save for later use
ØØ38'	CA ØØ65'		JP	Z,SIDE	
ØØ3B'	21 Ø225'			•	skip sector size if single density
ØØ3E'	CD Ø11E'		LD	HL, LMESSG	;sector length message
ØØ41'			CALL	OUTM	;send the message
	CD Ø12A'		CALL	INPUT	;wait for input
0044	DA ØØ1B'		JP	C, DEXIT	;test for improper input
ØØ47'	FE Ø3		CP	3	;futher test for improper input
ØØ49'	CA ØØ1B'		JP	Z,DEXIT	;error exit
ØØ4C	16 ØØ		LD	D,Ø	form offset into sector table
ØØ4E'	5F		LD	E,A	
ØØ4F'	3C		INC	A	;adjust for sector length code
ØØ5Ø'	32 Ø3C5'		LD	(DLCODE-DDFMT+DOUBLE), A	
ØØ53'	21 Ø16C'		LD	HL, STABLE	
ØØ56'	19		ADD	HL, DE	
ØØ57'	7E		LD	A, M	;fetch number of sectors
ØØ58'	32 Ø4Ø7'		LD	(DLAST-DDFMT+DOUBLE), A	•
ØØ5B'	3E 2Ø		LD	A, 20H	· · · · · · · · · · · · · · · · · · ·
ØØ5D'	87	DCNST:	ADD	•	;sector length code is 80,100, or 0
ØØ5E'	1D	DCNST	DEC	A, A	
ØØ5F'	F2 ØØ5D'			E	decrement the sector type
0051			JP	P, DCNST	;test for cycle done
	32 Ø3EF'		LD		;store 1/4 length in format code
0065	21 0265'	SIDE:	LD	HL, HMESSG	double sided media message
ØØ68'	CD Ø11E'		CALL	OUTM	;send the message
ØØ6B'	CD Ø12A'		CALL	INPUT	;wait for input
ØØ6E'	DA ØØ1B'		JP	C, DEXIT	;test for improper input
ØØ71	E6 Ø1		AND	1	discard all but bit Ø
ØØ73'	32 Ø41C'		LD	(DDSBIT-DDFMT+DOUBLE), A	;store in format code double density
ØØ76'	32 Ø532'		LD		store in format code single density
ØØ79'	21 Ø151'	LOADC:	LD	HL, LS DCMD	;load single density code command
ØØ7C'	Ø6 ØA		LD	B,ØAH	; command length
ØØ7E'	CD ØØFB'		CALL	LCMD	; load the code
ØØ81'	21 Ø16Ø'		LD	HL, DOTCMD	format track Ø command
ØØ84.	Ø6 Ø6		LD	•	
ØØ86'	CD ØØFB'		_	B,6	; command length
			CALL	LCMD	;execute the command
0089	CA ØØA8'		JP	Z, PROCED	;zero => no error
ØØ8C'	21 Ø29A'		LD	HL, RMESSG	drive not ready message
ØØ8F'	FE 82		CP	82H	drive not ready error code;
0091'	CA ØØ97'		JP	Z,\$+6	;test for drive not ready
ØØ94'	21 Ø2D6'		LD	HL, WMESSG	drive must be write protected
					-

DJDMA/	FORMAT.ASM	
--------	------------	--

PAGE 1-2

ØØ97'	CD Ø11E'		CALL	OUTM	;send the message
ØØ9A'	CD Ø12A'		CALL	INPUT	;wait for input
ØØ9D'	DA ØØ1B'		JP	C, DEXIT	;test for improper input
ØØAØ	E6 Ø1		AND	1	discard all but bit Ø
ØØA2 '	CA 0000'		JP	Z, START	;zero => start the program over
ØØA5 '	C3 ØØ79'		JP	LOADC	go back and do the command over
ØØA8 '	21 Ø327'	PROCED :		HL, CRLF	;carriage return and line feed
ØØAB'	CD Ø11E'	I ROOLD.	CALL	OUTM	;output the string
ØØAE'	21 1050		LD	HL, SDRDY	adjusted execution address of format
ØØB1'	3A Ø32A'		LD	A, (DENSTY)	Adjusted execution address of format
ØØB4 '	B7		OR	A (DERGIT)	;test for double density
ØØB5'	CA ØØC9'		JP	Z, CONTUE	make no adjustments for single density
ØØB8 '	21 Ø147'		LD	HL, LDDCMD	;load double density format command
ØØBB'	Ø6 ØA		LD	B,ØAH	; command length
ØØBD'	CD ØØFB'		CALL	LCMD	;load the code into controller
øøcø.	21 1159		LD	HL, DDADVT	advance track execute address
ØØC3'	22 0167'		LD	(ATCMD+1), HL	;update the command execute address
ØØC6'	21 1030		LD	HL, 1030H	;format execute address
ØØC9'	22 Ø161'	CONTUE:		(DOTCMD+1),HL	;update track format execute address
ØØCC'	3E 2A	CONTOE:	LD	A, "*"	; send a star for a track done
ØØCE'	CD Ø114'		CALL	OUTPUT	, send a star for a track done
ØØD1'	21 Ø166'		LD	HL, ATCMD	advance track command
ØØD4 '	Ø6 Ø6		LD	B,6	; command length
ØØD6'	CD ØØFB'		CALL	LCMD	; load the command and execute
ØØD9'	FE 4D		CP	4DH	;last track value (77 decimal)
ØØDB'	C2 ØØE7'		JP	NZ, FMTRCK	;zero => formatting done
ØØDE'	21 Ø312'	ENDFMT :		HL, FMESSG	;send final message
ØØE1'	CD Ø11E'		CALL	OUTM	, bena linal mebbaye
ØØE4'	C3 ØØØØ'		JP	START	;qo format another disk
ØØE7'	21 0160'	FMTRCK :		HL, DOTCMD	format a track command
ØØEA '	Ø6 Ø6		LD	B,6	; command length
ØØEC '	CD ØØFB'		CALL	LCMD	;load and execute the command
ØØEF'	CA ØØCC'		JP	Z, CONTUE+3	;loop back for more tracks
ØØF2'	21 Ø29A'		LD	HL, RMESSG	drive has become not ready
ØØF5'	CD Ø11E'		CALL	OUTM	Julive has become not leady
ØØF8'	C3 ØØDE'		JP	ENDFMT	;stop the formatting
					, boop and lormadering
ØØFB'	11 0050	LCMD:	LD	DE, 5ØH	;start of command sequence
ØØFE'	7E		LD	A, M	;get command data
ØØFF'	12		LD	(DE),A	;load into command area
Ø1ØØ'	23		INC	HL	; advance the pointers
Ø1Ø1'	13		INC	DE	
Ø1Ø2'	Ø5		DEC	В	
Ø1Ø3'	C2 ØØFE'		JP	NZ, LCMD+3	test for transfer done
					,
Ø1Ø6'	D3 EF	ECMD:	OUT	(ØEFH),A	;start the controller
Ø1Ø8'	1B		DEC	DE	pointer for status byte of halt cmd
Ø1Ø9'	1A		LD	A, (DE)	
Ø1ØA'	B7		OR	A	test for command string done;
Ø1ØB'	CA Ø1Ø9'		JP	Z, ECMD+3	•
Ø1ØE'	3A ØØ53		LD	A, (53H)	status byte for execute command;
Ø111'	FE 4Ø		CP	4ØH	;test for no error
Ø113'	C9		RET		
<i></i>					
Ø114	21 Ø15C'	OUTPUT:		HL, SOCMD+1	data byte of serial output command;
0117	Ø6 Ø5		LD	в,5	serial output command string length;
Ø119'	77		LD	M,A	store the data
Ø11A'	2B		DEC	HL	;back up to pointer
Ø11B'	C3 ØØFB'		JP	LCMD	;load the command and execute

DJDMA/FORMAT.ASM	
------------------	--

12-18-81 MACRO-8Ø 3.36

17-Mar-8Ø

PAGE 1-3

Ø11E' Ø11F' Ø120' Ø121' Ø122' Ø125' Ø126' Ø127' Ø12A'	7E B7 C8 E5 CD Ø114' E1 23 C3 Ø11E' 21 ØØ3F	OUTM:	LD OR RET PUSH CALL POP INC JP	A, M A Z HL OUTPUT HL HL OUTM	;get current byte of message ;test for end of message ;return at end of message ;save the character pointer ;output the character ;recover the character pointer ;advance the character pointer ;go get the next character
		INPUT:	LD	HL, 3FH	;serial input status byte
Ø12D'	3E 4Ø		LD	А, 40Н	;test value for status
Ø12F'	96		SUB	M	;test for character ready
Ø13Ø'	C2 Ø12D'		JP	NZ, INPUT+3	;zero => new character ready
Ø133'	77 /		LD	M,A	;zero out the status byte
Ø134'	2B		DEC	HL	; back up pointer to the character
Ø135'	7E		LD	А,М	;pickup the character
Ø136'	F5		PUSH	AF	;save the data
Ø137'	CD Ø114'		CALL	OUTPUT	;echo the data
Ø13A'	F1		POP	AF	
Ø13B'	E6 7F		AND	7FH	turn it into ASCII;
Ø13D'	FE 3Ø		CP	Зин	test for smaller than zero
Ø13F'	D8		RET	С	
Ø14Ø'	FE 34		CP	34H	;test for larger than three
Ø142'	3F		CCF		,
Ø143'	D8		RET	с	
Ø144 '	E6 Ø3		AND	C 3	; change ASCII to binary
Ø146'	C9		RET PAGE	-	, unange moer to benneg

Ø147'	Al	LDDCMD :	DB	ØAlH	write controller memory command
Ø148'	Ø32B'		DW	DOUBLE	; main memory address pointer
Ø14A'	ØØ		DB	Ø	August memory address pointer
Ø14B'	Ø131		DW	SINGLE-DOUBLE	;byte count
Ø14D'	1030		DW	1030H	;controller memory address pointer
Ø14F'	25		DB	25H	; controller halt command
Ø15Ø'	00		DB	Ø	;halt command status byte
Ø151'	Al	LSDCMD:	DB	ØA1H	
Ø152'	Ø45C'		D₩	SINGLE	
Ø154'	ØØ		DB	Ø	
Ø155'	Ø112		DW	ECODE-SINGLE	
Ø157'	1Ø3Ø		DW	1030н	
Ø159'	25		DB	25H	
Ø15A'	00		DB	Ø	
Ø15B'	2B	SOCMD:	DB	2BH	;output character to controller cmd
Ø15C'	ØØ		DB	Ø	;output data
Ø15D'	ØØ		DB	Ø	;output character command status
Ø15E'	25		DB	25H	; controller halt command
Ø15F'	ØØ		DB	Ø	;halt command status byte
Ø16Ø'	A2	DOTCMD:	DB	ØA2H	;execute controller routine command
Ø161'	1030		DW	1030н	;format a track address
Ø163'	ØØ		DB	Ø	;execute command status
Ø164'	25		DB	25H	;halt command
Ø165'	00		DB	Ø	;status byte
Ø166'	A2	ATCMD:	DB	ØA2H	
Ø167'	113A		DW	SDADVT	advance the track value address;
Ø169'	ØØ		DB	Ø	
Ø16A'	25		DB	25H	
Ø16B'	ØØ		DB	ø	
Ø16C'	18	STABLE :	DB	1BH	;26 sectors per track (256 bytes)
Ø16D'	10		DB	1ØH	;15 sectors per track (512 bytes)
Ø16E'	Ø9		DB	9	;8 sectors per track (1024 bytes)
			PAGE		

.

MACRO-80 3.36 17-Mar-80

PAGE 1-4

DJDMA/FORMAT.ASM

12-18-81

DJDMA/	FORMAT	. ASM
--------	--------	-------

PAGE 1-5

Ø16F'	ØDØA	SMESSG:	DW	CRLFS
Ø171'	49 42 4D 20	6M1666.	DB	"IBM Compatable 8 inch Format Program"
Ø175 ·	43 6F 6D 7Ø		00	ibi compatable o inch format flogram
Ø179'	61 74 61 62			
Ø17D'	6C 65 2Ø 38			
Ø181'	20 69 6E 63			
Ø185'				
Ø189'	68 20 46 6F			
	72 6D 61 74			
Ø18D'	20 50 72 6F			
Ø191'	67 72 61 6D			
Ø195'	ØDØA		DW	CRLFS
Ø197	53 65 6C 65		DB	"Select a Drive (Ø, 1, 2, or 3): "
Ø19B'	63 74 20 61			
Ø19F'	20 44 72 69			
Ø1A3'	76 65 20 28			
Ø1A7'	20 30 2C 20			
Ø1AB'	31 2C 2Ø 32			
Ølaf'	2C 2Ø 6F 72			
Ø1B3'	20 33 20 29			
Ø1B7'	3A 2Ø	•		
Ø1B9'	ØØ		DB	Ø
Ø1BA'	ØDØA	BMESSG:		CRLFS
Ø1BC'	49 6D 7Ø 72		DB	"Improper input - returning to start of program"
Ø1CØ'	6F 7Ø 65 72			improper impact recurring to active or program
Ø1C4'	20 69 6E 70			
Ø1C8'	75 74 2Ø 2D			
Ø1CC'	20 72 65 74			
Ø1DØ'	75 72 6E 69			
Ø1D4'	6E 67 2Ø 74			
Ø1D8'	6F 2Ø 73 74			
Ø1DC'	61 72 74 20			
ØIEØ'	6F 66 20 70			
Ø1E4'	72 6F 67 72			
Ø1E8'				
	61 6D			
Ølea'	ØDØA		DW	CRLFS
Ølec	ØØ		DB	Ø
Øled	ØDØA	DMESSG:		CRLFS
ØlEF	53 65 6C 65		DB	"Select double density (1) or single density (Ø): "
Ø1F3'	63 74 20 64			
Ø1F7'	6F 75 62 6C			
Ølfb	65 20 64 65			
Ølff'	6E 73 69 74			
Ø2Ø3'	79 20 28 20			
Ø2Ø7'	31 20 29 20			
Ø2ØB'	6F 72 2Ø 73			
Ø2ØF'	69 6E 67 6C			
Ø213'	65 20 64 65			
Ø217'	6E 73 69 74			
Ø21B'	79 20 28 20			
Ø21F'	30 20 29 3A			
Ø223'	20			
Ø224'	ØØ		DB	Ø
Ø225'	ØDØA	LMESSG:		CRLFS
Ø227'	53 65 6C 65	TUTPOOS:	DB	
Ø22B'	63 74 20 74		00	"Select the byte length of a sector (\emptyset =256, 1=512, 2=1 \emptyset 24): "
Ø22F'	68 65 20 62			
Ø233'	79 74 65 20			
0200	1 1 0 20			

DJDMA/FORMAT.ASM	12-18-81	MACRO-80	3.36	17-Mar-8Ø	PAGE	1-6
Ø237' 6C 65 6E 67 Ø23B' 74 68 20 6F Ø23F' 66 20 61 20 Ø243' 73 65 63 74 Ø243' 6F 72 20 28 Ø24B' 20 30 32 Ø24F' 35 36 2C 20 Ø253' 31 3D 35 31 Ø257' 32 2C 20 32 Ø25B' 3D 31 30 32 Ø25B' 3D 31 30 32 Ø255F' 34 20 29 3A Ø263' 20 40 40 32						
Ø264' ØØ Ø265' ØDØA Ø267' 53 65 6C 65 Ø26B' 63 74 20 73 Ø26F' 69 6E 67 6C Ø273' 65 20 28 20 Ø277' 3Ø 2Ø 29 2Ø Ø27F' 6F 75 62 6C Ø283' 65 2Ø 28 2Ø Ø287' 31 20 29 2Ø Ø28B' 73 69 64 65 Ø28B' 64 2Ø 6D 65 Ø28F' 64 2Ø 6D 65 Ø293' 64 69 61 2Ø Ø299' ØØ 80 80 80	HMESSG :	DW DB	Ø CRLFS "Select	single (Ø) or	double (1) sided media : "
Ø29A' ØDØA Ø29C' 44 72 69 76 Ø2AØ' 65 20 6E 6F Ø2A4' 74 20 72 65 Ø2A8' 61 64 79 20 Ø2AC' 2D 20 72 65 Ø2A8' 74 20 70 72 Ø2B8' 6F 67 72 61 Ø2B8' 6F 67 72 61 Ø2B8' 6F 67 72 61 Ø2BC' 2Ø 3Ø 2Ø 29 Ø2C6' 2Ø 3Ø 2Ø 29 Ø2C4' 2Ø 6F 72 2Ø Ø2C8' 63 79 63 6C Ø2C0' 31 2Ø 2Ø 3A Ø2D4' 30 29 3A	RMESSG :	DW	CRLFS	not ready - rest	art prog	cam? (0) or cycle (1): "
Ø2D5' ØØ Ø2D6' ØDØA Ø2D8' 57 72 69 74 Ø2DC' 65 20 70 72 Ø2EØ' 6F 74 65 63 Ø2E8' 2D 20 72 65 Ø2EC' 73 74 61 72 Ø2F4' 74 20 70 72 Ø2F4' 6F 67 72 61 Ø2F4' 6F 67 72 61 Ø2FC' 20 30 20 29 Ø3ØØ' 20 6F 72 20 Ø3ØØ' 63 79 63 6C Ø3Ø8' 65 20 28 20	WMESSG:	DW	Ø CRLFS "Write	protected - resta	art proga	ram? (Ø) or cycle (l): "

DJDMA/FORMAT.A	SM	12-18-81	MACRO-80 3.36		17-Mar-80	PAGE	1-7
Ø31Ø' 2Ø Ø311' ØØ Ø312' ØDØA Ø314' 46 6 Ø318' 61 7 Ø31C' 6E 6	Ø 29 3A F 72 6D 4 74 69 7 2Ø 66 5 64	FMESSG:		Ø CRLFS "Formatt	ing finished"		
Ø327' ØDØA Ø329' ØØ Ø32A' ØØ		Crlf : Densty :	DB	CRLFS Ø Ø			

PAGE

Ø32B'		DOUDLE			
0320		DOUBLE	• PHASE	Ş 1030h	
1030	21 4003	DDFMT:	LD	HL, STATUS	
1Ø33	CB 7E		BIT	7,M	;check that the drive is ready
1Ø35	3E 82	NREXIT:	LD	A, 82H	drive not ready error code
1Ø37	C8		RET	z	error exit
1Ø38	CB 76		BIT	6,M	;test for write protected
1Ø3A	3E 9Ø		LD	А, 90Н	;write protected error code
1Ø3C	CØ		RET	NZ	;error exit
1Ø3D	DD 36 ØB ØØ		LD	(IX+ØBH),Ø	;reset index counter
1041	3A 1ØC4		LD	A, (DTRCK)	;get the new track value
1044	FD BE Ø1		CP	(IY+1)	;compare with current track
1047	F5		PUSH	AF	;save the track
1048	C4 ØØA3		CALL	NZ, SEEK	;move the head(s) if needed
104B 104E	21 4001		LD	HL, DISKD	pointer to disk shift register
1046	11 4007 F1		LD	DE, CONTRL	;pointer to control port
1051	FE 2B		POP	AF	recover the tack
1052	7E 2B 3E Ø4		CP	2BH	;compare with track 43
1054	3E Ø2		LD	A,4	no write precompensation
1058	3E 14		JR	C, LOADPC	;carry => track is less than 43
1058 105A	32 1081	LONDRO.	LD	A,14H	write precompensation bit set
105A	9F	LOADPC :		(PRECMP),A	setup the write precompensation byte
105E	F6 FE		SBC	A, A	push carry bit throughout accumulator
1056	FD A6 Ø2		OR	ØFEH	;low current bit now set
1063	F6 Ø2		AND OR	(IY+2)	merge with drive pattern
1065	FD 77 Ø2		LD	2	;select side Ø
1068	F6 ØC		OR	(IY+2),A	;restore drive pattern
1Ø6A	32 4005		LD	ØCH (4005h),A	;turn off step command
106D	Ø6 5Ø		LD		;update the drive register
1Ø6F	3A 4003	DDLBL1:		B,5ØH A,(STATUS)	;preamble length
1072	E6 1Ø		AND	INDEX	alook for inder pulse
1074	20 F9		JR	NZ, DDLBL1	;look for index pulse ;wait for no index pulse present
1076	3A 4ØØ3	DDLBL2:		A, (STATUS)	walt for no index pulse present
1079	E6 1Ø	000002.	AND	INDEX	
1Ø7B	28 F9		JR	Z,DDLBL2	;wait for leading edge of new indes pulse
107D	3E 9Ø		LD	A, 90H	;control byte - normal write/no CRC
107F	12		LD	(DE),A	;initialize control port
1080	3E ØØ		LD	A,Ø	finicialize concloi porc
1081		PRECMP	EQU	\$-1	write precompensation & controller start;
1082	32 4006		LD	(4006H),A	start the controller
1Ø85	36 4E	DDLBL3:		M,4EH	Judie die concrosses
1Ø87	10 FC		DJNZ	DDLBL3	;write the preamble
1Ø89	Ø6 ØC		LD	B,ØCH	;zero preamble length
1Ø8B	36 ØØ	DDLBL4:	LD	M,Ø	, coro proambro rengen
1Ø8D	10 FC		DJNZ	DDLBL4	;write the zero preamble
1Ø8F	3E 8Ø		LD	А, 80Н	control byte for 16 bit write
1091	12		LD	(DE),A	; change mode
1092	36 52		LD	M,52H	first half of C2
1094	36 24		LD	M,24H	;second half of C2
1Ø96	36 52		LD	М,52Н	another C2
1098	36 24		LD	M,24H	
1Ø9A	36 52		LD	М, 52Н	;the third C2
1Ø9C	3E 9Ø		LD	А, 90Н	;control byte 8 bit write
1Ø9E	12		LD	(DE),A	; change mode
1Ø9F	36 24		LD	M,24H	finish the sync bytes
1ØA1	36 FC		LD	M,ØFCH	; index mark

8Ø PAGE	
---------	--

1-9

1ØA3	Ø6	32		LD	B, 32H	;postamble length
1ØA5	36		DDLBL5:	LD	M,4EH	
1ØA7	1Ø	FC		DJNZ	DDLBL5	;write the postamble
1ØA9	Ø6	ØC	DMLOOP:	LD	B,ØCH	zero preamble length
1ØAB	36	00	DDLBL6:	LD	M.Ø	, F f
1ØAD	1Ø	FC		DJNZ	DDLBL6	;write the preamble
1ØAF	3E	81		LD	A, 81H	;16 bit write mode w/CRC
1ØB1	12			LD	(DE),A	; change mode
1ØB2	36	44		LD		first half of Al
1ØB4	36	89		LD	M,89H	;second half of Al
1ØB6	36	44		LD	M,44H	; second Al
1ØB8	36	89		LD	M,89H	/ 5000ina inz
1ØBA	36			LD	M, 44H	;third Al
1ØBC	3E			LD		;8 bit write mode w/CRC
1ØBE	12			LD	(DE),A	; change mode
1ØBF	36	89		LD		
IØCI	36			LD		finish sync bytes
10C3	36			LD	M,ØFEH	; sector header ID byte
1003	50	00	DMBCW	EOU	M,Ø	write the track number
1005	36	aa	DTRCK		\$-1 N 7	
1006	30	00	DOTOR	LD	M,Ø	;write the side
1007	36	Ø1	DSIDE	EQU	\$-1	
1008	30	DI	Danam	LD	M,1	write the sector number
1009	36	<i>a</i> 1	DSECT	EQU	\$-1	
10C3	30	01		LD	M,1	sector length code
10CA		••	DLCODE	EQU	\$-1	
	3E	AI		LD	A,ØA1H	;mode to write CRC bytes
10CD	12			LD		;change mode
10CE	77			LD	M,A	
1ØCF	77			LD	M,A	;write the CRC bytes
10D0	3E	90		LD	А, 90н	;reset CRC generator
1ØD2	12			LD	(DE),A	;change mode
1ØD3	Ø6			LD	B,16H	;4E postamble length
1ØD5	36		DDLBL7:	LD	M,4EH	
1ØD7	10			DJNZ	DDLBL7	write the postamble
1ØD9	Ø6			LD	в, ØСН	;data field preamble
1ØDB	36		DDLBL8:	LD	M,Ø	
10DD	1Ø			DJNZ	DDLBL8	write the preamble
lødf	3E	81		LD	A, 81H	;16 bit write w/CRC
1ØE1	12			LD	(DE),A	; change mode
1ØE2	36	44		LD	M,44H	first half of Al
1ØE4	36	89		LD	м,89н	;second half of Al
1ØE6	36	44		LD	м,44н	; second Al
1ØE8	36	89		LD	м, 89н	• • • • •
1ØEA	36	44		LD	M,44H	third Al
1ØEC	3E	91		LD	-	:8 bit write w/CRC
1 <i>0</i> EE	12			LD	(DE),A	; change mode
1ØEF	36	89		LD		finish the 3 sync bytes
1ØF1	36	FB		LD	M,ØFBH	data header ID byte
1ØF3	Ø6			LD	-	sector length divided by four
1ØF4			DSIZE	EQU	\$-1	sector rengen arvided by rour
1ØF5	36	E5	DDLBL9:		M,ØE5H	;empty sector data byte
1ØF7	36			LD	M,ØE5H	tembel sector data plice
1ØF9	36			LD		
lØFB	36				M,ØE5H	umika faun fill tota
1ØFD	10			LD	M,ØE5H	write four fill bytes
1ØFF	3E			DJNZ		;test for data field write done
1101	12	AT		LD		;CRC control byte
1102	77			LD		; change mode
1106	.,			LD	M,A	write the CRC bytes

	RMAT.ASM	12-18-81	MACRO-	803.36 17-Ma	ar-80 PAGE 1-10
1103	77		LD	M,A	
1104	3E 9Ø		LD	а, 9øн	;turn off the CRC generator
1106	12		LD	(DE),A	;change mode
1107	3A 1ØC8		LD	A, (DSECT)	;get the sector number
11ØA	3C		INC	A	
11ØB	FE 1B		CP	1BH	;test for last sector +1
11ØC	26.45	DLAST	EQU	Ş-1	
11ØD 11ØF	36 4E		LD	M,4EH	first byte of postamble;
1111	20 02		JR	NZ,\$+4	;zero => all sectors written
1111	3E Ø1		LD	A,1	
	32 10C8		LD	(DSECT),A	;update the sector number
1116 1118	Ø6 35 36 4E		LD	B,35H	postamble length less one;
		DDLBLA:		M,4EH	
111A 111C	10 FC 20 8B		DJNZ	DDLBLA	write the postamble;
111C 111E	20 8B 36 4E		JR	NZ, DMLOOP	
1120	Ø6 ØØ		LD LD	M,4EH	first fill byte
1120	00 00	DDCDIM		в,Ø	double sided bit test;
1122	3A 1ØC6	DDSBIT	EQU LD	\$-1 > (DGIDE)	
1125	A8		XOR	A, (DSIDE)	
1126	32 1ØC6		LD		; conditionally switch the side byte
1129	36 4E		LD	(DSIDE),A	;update the side byte
112B	Ø6 4F		LD	M,4EH	;second fill byte
112D	Ø8		EX	B,4FH Af,Af'	;preamble length less one ;save the double sided status
112E	36 4E	DLBLB:	LD	M,4EH	;save the double sided status ;write a fill byte
1130	3A 4ØØ3		LD	A, (STATUS)	Write a fill byte
1133	E6 10		AND	INDEX	whit for the index nulse
1135	28 F7		JR	Z, DLBLB	;wait for the index pulse
1137	Ø8		EX	AF, AF'	recover the double sided status;
1138	28 ØF		JR	Z, DDLBLC	;zero => track write is done
113A	FD 7E Ø2		LD	A, (IY+2)	drive pattern
113D	F6 ØC		OR	ØCH	;turn off the step command
113F	E6 FD		AND	ØFDH	;change read/write heads
1141	32 4005		LD	(4005H),A	;update the command register
1144	36 4E		LD	M,4EH	first preamble byte
1146	C3 1Ø85		JP	DDLBL3	format the other side
1149	36 4E	DDLBLC:	LD	M,4EH	;trailing fill byte
114B	36 4E		LD	M,4EH	;trailing fill byte
114D	36 4E		LD	M,4EH	;trailing fill byte
114F	AF		XOR	A	,
1150	12		LD	(DE),A	;turn off the write gate
1151	3E Ø6		LD	A, 6	,
1153	32 4006		LD	(4006H),A	;turn off the controller
1156	3E 4Ø		LD	А, 40Н	status code
1158	C9		RET	-	• • • • • • • • • • • • • • • • • • • •
1159	3A 1ØC4	DDADVT :	LD	A, (DTRCK)	get the current track value;
115C	3C		INC	A	; increment
115D	32 1ØC4		LD	(DTRCK), A	; restore the new value
116Ø	C9		RET		return with current track value
1100					JICCUIN WICH CUITCHE CIUCK VALUE

DJDMA/FORMAT.ASM

a A F o I				•	
Ø45C'		SINGLE	EQU • PHASE	ş 1030h	
1030	3E ØØ	SDFMT:	LD	A,Ø	second byte filled with proper drive number;
1Ø32	CD 00A6		CALL	SDRIVE	select the new drive
1Ø35	CØ		RET	NZ	return if wrong value
1Ø36	FD 7E Ø2		LD	A,(IY+2)	get the drive pattern
1Ø39	F6 ØF		OR	ØFH	;side Ø and no step command
1Ø3B	32 4005		LD	(4005H),A	;update drive control register
1Ø3E	21 0000		LD	HL,Ø	delay for the head load
1041	2B	SDWAIT:	DEC	HL	-
1042	7C		LD	A,H	
1043	B5		OR	L	
1044	20 FB		JR	NZ, SDWAIT	
1046	DD 77 ØB		LD	(IX+ØBH),A	;reset the index counter
1049	CD ØØAØ	SDTRKØ:		HOME	;calibrate the head(s)
104C	CB 6E		BIT	5,M	;test for track zero
104E	28 Ø5		JR	Z, SNREXT	
1050	21 4003	SDRDY:	LD	HL, STATUS	
1053	CB 7E		BIT	7,M	test for the drive ready
1055	3E 82	SNREXT :		A, 82H	drive not ready code
1Ø57 1Ø58	C8		RET	Z	error exit
1058 105A	CB 76		BIT	6,M	write protect bit
105A	3E 9Ø Cø		LD	А, 90н	;write protect error code
1050	DD 36 ØB ØØ		RET	NZ	. maaat the index counter
1051	3A 1ØB6		LD LD	(IX+ØBH),Ø	reset the index counter
1064	FD BE Ø1		CP	A,(STRCK) (IY+1)	get the new track
1067	C4 ØØA3		CALL	• •	; compare with current track
106A	21 4001		LD	NZ, SEEK HL, DISKD	do track seek if necessary
106D	11 4007		LD	DE, CONTRL	controller data register
1070	Ø6 28		LD	B,28H	;control register ;preamble length
1072	3A 4ØØ3	SDLBL1 :		A, (STATUS)	ipreambre lengen
1075	E6 1Ø		AND	INDEX	
1077	2Ø F9		JR	NZ, SDLBL1	;wait for no index pulse
1079	3A 4003	SDLBL2:		A, (STATUS)	fait for no index pubb
107C	E6 1Ø		AND	INDEX	
107E	28 F9		JR	Z, SDLBL2	wait for leading edge of new index pulse
1080	3E 9Ø		LD	A,90H	clear the CRC register & turn on write gate
1Ø82	12		LD	(DE),A	; change modes
1Ø83	3E 44		LD	A, 44H	single density & start bit
1Ø85	32 4006		LD	(4006H),A	start the controller
1088	36 FF	SDLBL3:	LD	M,ØFFH	
1Ø8A	10 FC		DJNZ	SDLBL3	;write the preamble
1Ø8C	3E 8Ø		LD	А, 80Н	;16 bit write mode
1Ø8E	12		LD	(DE),A	;change modes
1Ø8F	Ø6 ØC		LD	в, ØСН	;zero preamble length
1091	36 AA	SDLBL4:	LD	м, ØААН	;half a zero cell
1093	10 FC		djnz	SDLBL4	;write the zero preamble
1095	36 F7		LD	M,ØF7H	;first half of FC
1097	3E 9Ø		LD	А, 90Н	;8 bit write mode
1099	12		LD	(DE),A	;change modes
109A	36 7A		LD	M,7AH	;second half of FC
109C	Ø6 1A		LD	B,1AH	;postamble length
109E 10A0	36 FF 10 FC	SDLBL5:		M,ØFFH	
TOND	ID FC		DJNZ	SDLBL5	;write the postamble
1ØA2	3E 8Ø	SMLOOP:	LD	А,80Н	;16 bit write mode
	-			,	, av bat marte mout

1ØA4	12		LD	(DE),A	;change modes
1ØA5	Ø6 ØC		LD	B,ØCH	sector header preamble length
1ØA7	36 AA	SDLBL6:		M,ØAAH	half a zero cell
1ØA9	10 FC	000000.	DJNZ	SDLBL6	
1ØAB	3E 81		LD		write the preamble
1ØAD	12			A,81H	;enable CRC & 16 bit write
			LD	(DE),A	;change modes
1ØAE	36 F5		LD	M,ØF5H	first half of FE
1ØBØ	3E 91		LD	A, 91H	;enable CRC & 8 bit write
1ØB2	12		LD	(DE),A	;change modes
1ØB3	36 7E		LD	M,7EH	<pre>;second half of FE</pre>
1ØB5	36 ØØ		LD	M,Ø	write the track
1ØB6		STRCK	EQU	\$-1	• • • • • • • • • • • • • • • • • • • •
1ØB7	36 ØØ		LD	M,Ø	;write the side byte
1ØB8		SSIDE	EQU	S-1	
1ØB9	36 Øl	00102	LD	M,1	write the sector number
1ØBA	00 01	SSECT	EQU	\$-1	Write the sector number
1ØBB	36 ØØ	55ECT			semile the sector levels as t
1ØBD			LD	M,Ø	;write the sector length code
	3E AL		LD	A,ØA1H	_
1ØBF	12		LD	(DE),A	;change modes
1000	77		LD	M,A	
1001	77		LD	M,A	;write the CRC bytes
1ØC2	3E 9Ø		LD	а, 90н	;reset the CRC
1ØC4	12		LD	(DE),A	; change modes
1ØC5	Ø6 ØB		LD	B,ØBH	sector header postamble length
1ØC7	36 FF	SDLBL7:		M,ØFFH	,
1009	10 FC	0020271	DJNZ	SDLBL7	;write the postamble
1ØCB	3E 8Ø		LD	A, 80H	;16 bit write mode
10CD	12		LD		
1ØCE	Ø6 ØC			(DE),A	change modes
			LD	B,ØCH	data field preamble length;
10D0	36 AA	SDLBL8:		м, Øаан	;half a zero cell
1ØD2	10 FC		DJNZ	SDLBL8	write the preamble;
1ØD4	3E 81		LD	A,81H	;enable CRC & 16 bit write
1ØD6	12		LD	(DE),A	;change modes
1ØD7	36 F5		LD	M,ØF5H	first half of FB
1ØD9	3E 91		LD	A, 91H	78 bit write
1ØDB	12		LD	(DE),A	change modes
1ØDC	36 6F		LD	M,6FH	;second half of FB
1ØDE	Ø6 8Ø		LD	в, 80н	;sector data field length
1ØEØ	36 E5	SDLBL9:		M,ØE5H	sector data riera rength
1ØE2	10 FC	301919:	DJNZ		semite the Arts Sizza
10E4	JE AL			SDLBL9	write the data field;
10E4 10E6	12		LD	A,ØA1H	•
			LD	(DE),A	;change modes
1ØE7	77		LD	M,A	
1ØE8	77		LD	M,A	write the CRC bytes
1ØE9	3E 9Ø		LD	А, 90н	reset the CRC
1ØEB	12		LD	(DE),A	change modes
1ØEC	3A 1ØBA		LD	A, (SSECT)	get the current sector
løef	3C		INC	Α	; advance
løfø	FE 1B		CP	1BH	; compare with 27
1ØF2	36 FF		LD	M,ØFFH	;first postamble byte
1ØF4	20 02		JR		
10F6	3E Ø1			NZ,\$+4	;zero => all sectors written
10F8	32 10BA		LD	A,1	
			LD	(SSECT),A	;update the sector
1ØFB	Ø6 1A	_	LD	B,1AH	postamble length less one;
10FD	36 FF	SDLBLA:		M ,Ø FFH	
lØFF	10 FC		DJNZ	SDLBLA	;write the postamble
1101	2Ø 9F		JR	NZ, SMLOOP	;test for more sectors to format
1103	36 FF		LD	M,ØFFH	;first fill byte
1105	Ø6 ØØ		LD	в,Ø	;side bit
				-	

DJDMA/FORMAT.ASM

1

12-18-81 MACRO-80 3.36 17-Mar-80

PAGE 1-13

1106			CDODTE	ROU	¢ 1	
11Ø6 11Ø7	23	1ØB8	SDSBIT	EQU LD	\$-1 A,(SSIDE)	;get the current side
1107 110A	A8	1088			B	;conditionally switch side bits
110A 110B		1ØB8		XOR	-	
	-			LD	(SSIDE),A	;update the side byte
11ØE	36			LD	M,ØFFH	;write second fill byte
1110	Ø6	19		LD	B,19H	preamble length less one
1112	Ø8			EX	AF,AF'	; save the double sided status
1113	36		SDLBLB:		M,ØFFH	;write a fill byte
1115		4003		LD	A, (STATUS)	
1118	E6			AND	INDEX	
111A	28	F. /		JR	Z,SDLBLB	;wait for the index hole
111C	Ø8	45		EX	AF, AF'	;recover the double sided status
111D	28			JR	Z, SDLBLC	;zero => single sided
111F		7E Ø2		LD	A, (IY+2)	;get the drive pattern
1122	F6			OR	ØCH	;turn off the step command
1124	E6			AND	ØFDH	;turn on head one
1126		4005		LD	(4005H),A	;update drive control register
1129	36			LD	M,ØFFH	write first preamble byte
112B		1088		JP	SDLBL3	;go format the other side
112E	36	FF	SDLBLC:	LD	M,ØFFH	;trailing byte
1130	AF			XOR	A	
1131	12			LD	(DE),A	;turn off write gate
1132	3E			LD	A,6	
1134		4006		LD	(4006H),A	;turn off the controller
1137		40		LD	А,40Н	;status code
1139	C9			RET		
113A	3A	1ØB6	SDADVT:	LD	A, (STRCK)	get the current track;
113D	3C			INC	A	advance track value
113E	32	1ØB6		LD	(STRCK),A	;update the track value
1141	С9			RET		return with track value;
				.DEPHASE	6	
Ø56E'			ECODE	EQU	Ş	
				END		

ØØØØ '				
0000	31 Ø4A2'	START:	LD	SP, ECODE+30H
0003'	21 1030		LD	HL,1030H
0006	22 Ø177'		LD	(DOTCMD+1),HL
0009'	3E 2Ø		LD	A, 20H
			_	•
ØØØB	32 Ø4Ø4 '		LD	(DATA-NSFMT+FORMAT), A
ØØØE'	32 Ø4Ø6'		LD	(CPDATA-NSFMT+FORMAT), A
ØØ11.	AF		XOR	Α
ØØ12'	32 Ø47Ø'		LD	(TRACK-NSFMT+FORMAT), A
ØØ15'	21 Ø18C'		LD	HL, SMES SG
ØØ18'	CD Ø13E'		CALL	OUTM
ØØ1B'	CD Ø14A'		CALL	INPUT
ØØ1E'	D2 ØØ2A'		JP	
0021	21 Ø1E2'			NC, DATAOK
		DEXIT:	LD	HL, BMESSG
0024	CD Ø13E'		CALL	OUTM
ØØ27'	C3 ØØØØ'		JP	START
ØØ2A'	32 Ø385'	DATAOK :	LD	(FORMAT+1),A
ØØ2D'	21 Ø24D'		LD	HL, LMESSG
ØØ3Ø'	CD Ø13E'		CALL	OUTM
ØØ33'	CD Ø14A'		CALL	INPUT
0036'	DA ØØ21'		JP	C, DEXIT
ØØ39'	FE Ø3		CP	3
ØØ3B'	CA 0021'		JP	
ØØ3E'	16 00			Z, DEXIT
			LD	D,Ø
0040	5F		LD	E,A
ØØ41'	21 Ø182'		LD	HL, STABLE
ØØ44'	19		ADD	HL, DE
ØØ45'	7E		LD	A, M
ØØ46'	32 Ø3DE'		LD	(STRACK-NSFMT+FORMAT), A
0049	D5		PUSH	DE
ØØ4A'	21 Ø215'		LD	
ØØ4D'	CD Ø13E'			HL, DMESSG
			CALL	OUTM
0050	CD Ø14A'		CALL	INPUT
ØØ5Ø' ØØ53	CD Ø14A' D1		CALL POP	INPUT DE
0050	CD Ø14A'			
ØØ5Ø' ØØ53	CD Ø14A' D1		POP	DE
0050 0053 0054	CD Ø14A' D1 DA ØØ21'		POP JP AND	DE C,DEXIT 1
0050 0053 0054 0057 0059	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51		POP JP AND LD	DE C,DEXIT 1 B,Ø51H
0050 0053 0054 0057 0059 0059	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65'		POP JP AND LD JP	DE C,DEXIT 1 B,Ø51H Z,STOREO
0050 0053 0054 0057 0059 0058 0058	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5		POP JP AND LD JP PUSH	DE C,DEXIT 1 B,Ø51H
0050 0053 0054 0057 0059 0058 005E 005E	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF		POP JP AND LD JP PUSH RRCA	DE C,DEXIT 1 B,Ø51H Z,STOREO AF
0050 0053 0054 0057 0059 0058 005E 005E 005F	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83		POP JP AND LD JP PUSH RRCA ADD	DE C,DEXIT 1 B,Ø51H Z,STOREO AF A,E
0050 0053 0054 0057 0059 0055 0055 0055 0055 0060 0061	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F		POP JP AND LD JP PUSH RRCA ADD LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A
0050 0053 0054 0057 0059 0058 0058 005E 0055 0055 0065 00601 00601	CD 014A' D1 DA 0021' E6 01 06 51 CA 0065' F5 0F 83 5F F1		POP JP AND LD JP PUSH RRCA ADD LD POP	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF
0050 0053 0054 0057 0059 0058 0055 0055 0055 00601 00601 0062 0063	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1		POP JP AND LD JP PUSH RRCA ADD LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A
0050 0053 0054 0057 0058 0058 0058 0055 0055 0065 0060 0061 0062 0063 0063	CD 014A' D1 DA 0021' E6 01 06 51 CA 0065' F5 0F 83 5F F1	STOREO:	POP JP AND LD JP PUSH RRCA ADD LD POP LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF
0050 0053 0054 0057 0059 0058 0055 0055 0055 00601 00601 0062 0063	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1	STOREO:	POP JP AND LD JP PUSH RRCA ADD LD POP LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H
0050 0053 0054 0057 0058 0058 0058 0055 0055 0065 0060 0061 0062 0063 0063	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7'	STOREO:	POP JP AND LD JP PUSH RRCA ADD LD LD LD LD LD LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B
9050 9053 9054 9057 9059 9055 9055 9055 9065 9061 9062 9063 9063 9065 9065 9068 9069	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78	STOREO:	POP JP AND LD PUSH RRCA ADD LD POP LD LD LD LD LD LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A
9050 9053 9054 9057 9059 9055 9055 9065 9061 9062 9063 9065 9065 9065 9065 9065 9065 9065 9065	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5	STOREO:	POP JP AND JP PUSH RRCA ADD LD POP LD LD LD LD PUSH	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE
9050 9053 9054 90579 9058 9055 90655 90661 90662 90662 90663 90665 90665 90665 90665 90665 90665 90665 90665 90665	CD 014A' D1 DA 0021' E6 01 06 51 CA 0065' F5 0F 83 5F F1 06 D1 32 03D7' 78 32 0410' D5 21 02BF'	STOREO:	POP JP AND LD JP PUSH RRCA ADD LD LD LD LD LD PUSH LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG
9050 9053 9054 9057 90559 90555 90655 90601 90662 90662 90663 90663 90663 90663 90663 90665 90665 90660 90660 90660 90670	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E'	STOREO:	POP JP AND LD JP PUSH RRCA ADD LD LD LD LD LD LD LD LD LD LD LD CALL	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM
9050 9053 9054 9057 90558 9055 9055 9055 90660 90662 90662 90662 90662 90663 90662 90665 90665 90660 90660 90660 90670 9073	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A'	STOREO :	POP JP AND LD JP PUSH RRCA ADD LD LD LD LD LD LD LD LD LD LD LD LD L	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT
9050 9053 9054 9057 9059 9058 9058 9058 9058 9058 9061 9062 9063 9063 9063 9065 9065 9065 9065 9065 9065 9065 9065	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A' D1	STOREO :	POP JP AND LD PUSH RRCA ADD LD LD LD LD LD LD LD LD LD LD LD CALL CALL	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM
0050 0053 0054 0059 0059 0058 0058 0055 00661 0062 00661 0062 0065 0065 0065 0065 0065 0065 0065	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø14A' D1 DA ØØ21'	STOREO :	POP JP AND LD JP PUSH RRCA ADD LD LD LD LD LD LD LD LD LD LD LD LD L	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT
9050 9053 9054 9057 9059 9058 9058 9058 9058 9058 9061 9062 9063 9063 9063 9065 9065 9065 9065 9065 9065 9065 9065	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A' D1	STOREO:	POP JP AND LD PUSH RRCA ADD LD LD LD LD LD LD LD LD LD LD LD CALL CALL	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT DE
0050 0053 0054 0059 0059 0058 0058 0055 00661 0062 00661 0062 0065 0065 0065 0065 0065 0065 0065	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A' D1 DA ØØ21' E6 Ø1	STOREO :	POP JP AND LD PUSH RRCA ADD LD POP LD LD LD LD LD LD LD LD LD LD LD LD LD	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT DE C, DEXIT 1
9050 9053 9054 9059 9058 9058 9055 9065 90661 9062 90662 90662 9065 90665 90665 90665 90665 90660 9060 90	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A' D1 DA ØØ21' E6 Ø1 32 Ø45Ø'	STOREO :	POP JP AND JP PUSH RRCA ADD LD LD LD LD LD LD LD CALL CALL CA	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT DE C, DEXIT 1 (DFLAG-NSFMT+FORMAT), A
0050 0053 0054 0057 00558 0055 0055 0060 0061 00662 00663 00662 00663 00663 00663 00665 00665 00660 00773 00774 00774 00775	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø13E' CD Ø14A' D1 DA ØØ21 E6 Ø1 32 Ø45Ø' CA ØØ86'	STOREO :	POP JP AND JP PUSH RRCA ADD LD LD LD LD LD LD LD CALL CALL POP JP AND LD JP	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT DE C, DEXIT 1
0050 0053 0054 0057 0058 0055 0055 0060 0061 0062 0062 0063 00662 00662 00662 00662 00662 00660 00660 0073 0076 0077 0077 0077	CD Ø14A' D1 DA ØØ21' E6 Ø1 Ø6 51 CA ØØ65' F5 ØF 83 5F F1 Ø6 D1 32 Ø3D7' 78 32 Ø41Ø' D5 21 Ø2BF' CD Ø13E' CD Ø14A' D1 DA ØØ21' E6 Ø1 32 Ø45Ø'	STOREO :	POP JP AND JP PUSH RRCA ADD LD LD LD LD LD LD LD CALL CALL CA	DE C, DEXIT 1 B, Ø51H Z, STOREO AF A, E E, A AF B, ØD1H (DEN1-NSFMT+FORMAT), A A, B (DEN2-NSFMT+FORMAT), A DE HL, HMES SG OUTM INPUT DE C, DEXIT 1 (DFLAG-NSFMT+FORMAT), A

#084' 83 ADD A,E #085' 5F LD E,A #086' 12 #282' LD HL,MMESG #088' CD 013E' CALL OUTM #089' DATAC: PUSH DE #089' DATAC: PUSH DE #089' DATAC: PUSH DE #099' B JP Z,LOADC #099' B JP Z,LOADC #099' B JP Z,STORED #099' B JP Z,STORED #091' JP Z,STORED DH #092' SE STORED: LD H,FOHAT-NSFMT+FORMAT),A #084' 19 ADD HL,DE B #084' 10 DATA-NSFMT+FORMAT),A B #0845' 21 </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>						
0686' D5 DATAC: PUSH DE 0687' CD 0135' CD HL, NMESSG 0680' CD 014A' CALL INPUT 0680' D 014A' CALL INPUT 0680' D 014A' CALL INPUT 0691 DA 0621' JP C, DEXIT 0694' E6 DA AND I 0695' CA 00AR' JP Z, LOADC 06995' TB LD A, E 06995' CA 00AS' JP Z, STORD 068A1' 19 LD HL, YTPE-08H 068A1' 12 0165' LD HL, TYPE-08H 068A5' 7E LD A, M M 068A5' 12 016' LOAC' LD HL, DTCMD 068A5' 12 016' LOAC' LD HL, DTCMD 068B1' 66 A LD HL, DTCMD D 068B2' 10 118' CALL LCMD D LD <td></td> <td></td> <td></td> <td></td> <td>ADD</td> <td>A, E</td>					ADD	A, E
0005' 21 0202' LD HL, NMESSG 0008A' CD 0135' CALL OUTM 00090' D1 POP DE DE 00090' D1 ABO21' JP C, DEXIT 00094' DA 0021' JP C, DEXIT 00095' CA 00284' E6 01 00096' SE 10 AND 1 00097' TB LD A, E 0000' 00098' CA 0006' JP Z, STORED 00098' CA 0006' JP Z, STORED 00081' 10 HL, DE A, MH 00084' 19 ADD HL, DE 00084' 19 ADD LD A, MH 00845' 72 MAG' LD A, ABH 00845' 10 10 CALL LCMD 00845' 10 10 L, EPOCMD 00845' 10 11 LD R 00845' 10 10	ØØ85'	5F			LD	E,A
0607' 21 022' LD HL, MMESSG 0608A' CALL OUTM 06090' D0 014A' CALL INPUT 0690' D1 POP DE DE 0690' D1 AND 1 DE 0691' DA 0621' JP C, DEXIT 0694' E6 01 AND 1 DE 0695' CA 608A' JP Z, LOADC 06999' TB LD A, E DE 06981' CA 606A' JP Z, STORED 06982' CA 606A' JP Z, STORED 06084' 19 ADD HL, DE DE 06084' 19 ADD A, M DE 06084' 19 LD A, ME DE 06084' 19 LD A, DE HL, DE 06081' CD B115' LD LD H, ME 06081' D B16' LD B, 6 DE 06081'	ØØ86'	D5		DATAC:	PUSH	DE
00804' CD 013E' CALL OUTNINGS 00805' CD 014A' CALL INPUT 00904' DA 0021' JP C, DEXIT 00904' DA 0021' JP C, DEXIT 00904' E6 01 AND 1 00904' E6 01 AND 1 00904' E6 08 AND 80H 00904' 1015' LD 4, 10H 00904' 105' LD 4, 0E 00004' 19 A, 0ES 00004' 19 A, 0ES 00004' 10 D, A, 0ES 00004' E5 CD 11, LOADC: 00004' D H, LPCMD 00004' D B, 0AH 00005' D 0118' CALL LO 00004' 1000' JP 2, PROCED	ØØ87'	21	Ø282'		L.D	HL. NMESSC
00801' CD 014A' CALL INPUT 00901' DA 0021' POP DE 0091' DA 0021' JP C, DEXIT 0094' E6 01 AND 1 0094' E6 01 AND 1 0094' E6 06 AND 88H 0092' 3E 10 LD A, E 0092' 3E 10 LD A, E 0092' 3E 10 LD A, 10H 0092' 3E 10 LD HL, DE 0094' E6 06 STORED LD HL, TYPE-80H 0084' 19 LD A, 0E5H D 0084' 105' LD A, 0E5H D 0084' 1066' STORED LD A, 0E5H 0084' 101'6' LOAC: LD H, LPCORD 0088' C0 011B' CALL LCMD E 0088' C1 011B' CALL LCMD E 0088' C1 011B' CALL LCMD E 00880' C1 011B' </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
#099' D1 D0 D2 #0991' DA #021' JP C, DEXIT #0994' E6 #01 AND 1 #0994' E6 #01 AND 1 #0994' E6 #0 AND #0 #0995' CA #0 #0 AND #0 #0984' 19 LD A, 10H #0 #0 #0884' 19 #0 AND HL, TYPE=#0H #0 #0884' 21 #0167' LOADC: LD H., TPE=#0H #0884' 21 #0167' LOADC: LD H. #0 #0884' 21 #0167' LOADC: LD H. #0 #0881'						
0091' DA 0021' JP G, DEXIT 0094' E6 01 AND 1 0099' TB LD A, E 0090' TE LD A, DH 0090' TE LD A, DH 0090' TE LD A, DH 0090' TE LD A, DES 0090' TE LD A, MES 0000' TE LD HL, DE 0000' TE LD H, DH 00000' GO LD H, DH 00000' GO LD HL, D			014A			
0094' E6 01 AND 1 0096' CA 00AE' JP Z,LOADC 0097' B LD A,E 0098' CA 00AE' JP Z,LOADC 0098' B0 ADD B0H 0090C' B10 LD A,10H 0098' CA 00A6' JP Z,STORED 00041' 105' LD HL,TYPE-80H 00041' 105' LD HL,TYPE-80H 00041' 106' LD A,0ESH 00042' 20406' STORED: LD A,0ESH 00041' 106' LD A,0ESH B 00042' 20406' LO D B,0AH 00081' 06'0A LD B,0AH 00081' 06'0A LD HL,DCKD 0081' 06'0A LD HL,DCKD 0081' 06'0A LD HL,DCKD 0081' 06'0A LD HL,DCKD 0081' 06'0A LD HL,CKDC 0081 06'0A						
#0996' CA 00AE' JP Z,LOADC 00997' B LD A,E 00997' B 0 S0H 00997' B 10 LD A,10H 00997' SE 10 LD A,10H 00997' CA 00A6' JP Z,STORED 00081' 21 0165' LD HL,TYPE-80H 00084' 19 ADD HL,TYPE-80H 00084' 19 A,M ADD 00085' 7E LD A,M 00086' 21 0167' LOADC': LD HL,DCCMD 00081' 66 0A LD B,6AH BA 00081' 06 06 LD HL,DOTCMD BA 0081' 06 06 LD HL,DCCMD BA 0081' 06 06 LD HL,DCMD BA <t< td=""><td></td><td></td><td></td><td></td><td>JP</td><td>C,DEXIT</td></t<>					JP	C,DEXIT
00999' 7B LD A, E 009A' E6 80 AND 80H 009C' 2E 10 LD A, 10H 009P' CA 00A6' JP Z, STORED 00A1' 11 015' LD HL, PTPE-80H 00A4' 19 ADD HL, DE Adds 00A5' 32 0406' STORED: LD A, M 00A6' 32 0406' LD A, M 00A8' 32 0406' LD A, M 00A8' 106' LD A, 0ESH 00A8' 21 016' LOAC: LD HL, LPTCMD 00B9' 06 06 LD B, 6 06H 00B9' 06 06 LD HL, NMESSG 06C' 00B9' 06 06 LD HL, NMESSG 06C' 006C' CD 013E' CALL INPUT 040C' 006C' CD 013E' CALL OUTM 06C' 006C'	ØØ94'	E6	Øl		AND	1
#0999' 7B LD A, E #0994' E6 80 AND 90H #0992' 3E 10 LD A, 10H #0992' CA 80A6' JP Z, STORED #00A1' 11 015' LD HL, TYPE-80H #00A4' 19 ADD HL, DE #00A5' 32 6446' LD A, M #00A6' 32 6446' LD A, ME #00A8 32 6446' LD A, ME #00A8' 21 0167' LOAC': LD HL, LFDCMD #00B1' 66 A LD B, 6AH 60BB' #08B1' CD 01B' CALL LCMD HL, DCTMD #08B9' 96 66 LD B, 6 60BB' CD B, 6 #08B1' CD 01B' CALL LCMD HL, NMESSG #08C4' FE 62 CP 82H 6 #06C' CA #00C' D 19 Z, S+6	ØØ96'	CA	ØØAE'		JP	Z.LOADC
#099A' E6 80 AND 90H #099C' 3E 10 LD A, 10H #092C' 3E 10 LD A, 10H #0484' 12 105' LD HL, TYPE-80H #06A1' 21 0105' LD A, M #06A5' 7E LD A, M #06A5' 32 0466' STORED: LD A, M #06A5' 32 0466' STORED: LD A, M #06A5' 32 0466' STORED: LD A, MESTH #06A5' 32 0466' STORED: LD A, MESTH #06A5' 32 0466' LD HL, LFOCMD D #06B1' 06 06 LD B, 6A D D D #08B1' 06 06 LD B, 6A D D D D #08B2' CD 011B' CALL LCMD D D D #08B2' CD 0138' CALL LCMD D D D D <	ØØ99'	7 B				-
ØØ9C' 3E 16 LD A, 10H ØØ9E' CA ØØA6' JP Z, STORED ØØA1' 19 HD HL, DE ØØA4' 19 ADD HL, DE ØØA6' 32 Ø4Ø6' STORED: LD A, M ØØA9' 32 Ø4Ø4' LD (CPDATA-NSFMT+FORMAT), A ØØA8' 32 Ø4Ø4' LD (DATA-NSFMT+FORMAT), A ØØA8' 32 Ø4Ø4' LD HL, DCCND ØØA8' 32 Ø4Ø4' LD HL, DTCND ØØA8' 1016' LD HL, DTCND HL, DCCND ØØB9' 66 66 LD HL, DTCND ØØB9' 66 66 LD HL, NOTCND ØØB8' CD Ø11B' CALL LCMD ØØB9' 66 66 LD HL, NMESSG ØØC4' FE 82 CP 82H ØØC6' CA ØØD' JP Z, START JD ØØC7' CD Ø138' CALL OUTM			90			•
#99E' CA ##A6' JP Z, STORED #05A1' 21 0105' LD HL, TYPE-80H #05A4' 19 ADD HL, DE #05A4' 19 ADD HL, DE #05A5' 7E LD A, M #05A6' 32 0404' LD (CPDATA-NSFMT+FORMAT), A #06A8' 32 0404' LD (DATA-NSFMT+FORMAT), A #06A8' 32 0404' LD HL, FDCND #06A8' 32 0404' LD HL, DOTCMD #06B1' 66 6 LD B, ØAH #06B2' 20 011B' CALL LCMD #06B5' CD 011B' CALL LCMD #06B5' CD 011B' CALL LCMD #06C6' CA 00D' JP Z, S+6 #06C6' CA 00D' JP Z, S+6 #06C6' CD 013E' CALL INPUT #06D5' 21 0330' LD HL, NESSG MGC' #06C7' CD 013E' CALL INPUT #06D5' 20 0404' JP Z, START						
00.1 21 0105' LD HL,TYPE-80H 00A.4' 19 ADD HL,DE 00A.5' 7E LD A,M 00A.6' 32 0406' STORED: LD A,M 00A.6' 32 0406' STORED: LD A,0ESH 00A.8' 32 0404' LD (CPDATA-NSFMT+FORMAT),A 00A.6' 32 0404' LD (DATA-NSFMT+FORMAT),A 00A.8' 21 0167' LOADC: LD HL,FPCMD 00B1' 66 LD B,6 6 00B1' D 00B1' GP Z,PROCED D HL,NMESSG 00C1' 1 R 00C1' 21 030' LD HL,MMESSG 00C2' D R 00C2' CD 013E' CALL UTM 00TM 00C2' 00C4' FE 82 CP 82H OUTM 00C2' D 1 00C5' CD 014A' CALL UTM 00TM 00C2' D 1						-
ØØA4' 19 ADD HL, DE ØØA5' 7E LD A, M ØØA6' 22 Ø4Ø6' STORED: LD A, ØESH ØØA8' 32 Ø4Ø4' LD A, ØESH ØØA8' 32 Ø4Ø4' LD A, ØESH ØØA8' 32 Ø4Ø4' LD A, ØESH ØØA8' 22 Ø167' LOADC: LD HL, LFDCMD ØØB1' Ø6 Ø6 LD B, ØAH BØB' GØB'					JP	Z, STORED
60A5' 7E LD A,M 60A6' 32 646' STORED: LD (CPDATA-NSFMT+FORMAT),A 60A9' 3E E5 LD A, ØE5H 60A9 3E E5 LD HL, LFDCMD 60A1' 60A LD HL, LFDCMD 60B1' 60A LD HL, LFDCMD 60B1' 60A LD HL, DOTCMD 60B2' CD 011B' CALL LCMD 60B3' CD 011B' CALL LCMD 60B4' 10 B, 6 GA GA 60B5' CA 60D' JP Z, PROCED 60C4' 12 224'' LD HL, DOTCMD 60C5' CA 60D' JP Z, STACT 60C5' CD 0138' CALL UTM 60C5' CD 04A' CALL UTM 60C5' CD 04A' CALL UTM 60C5' CD 04A' CALL UTM 60C7' CD			Ø1Ø5'		LD	HL, TYPE-80H
$d\theta A5'$ 7E LD A, M $d\theta A6'$ 32 $d\theta d6'$ STORED: LD (CPDATA-NSFMT+FORMAT), A $d\theta A9$ 3E E5 LD A, $dest d\theta A8' 32 d\theta 46' LD (DATA-NSFMT+FORMAT), A d\theta A8' 21 dl 67' LO HL, LFDCMD d\theta B1' de 6 A LD B, dAH d\theta B1' de 6 A D B, dAH d\theta B1' de 6 LD HL, DOTCMD d\theta B1' de 6 LD HL, DOTCMD d\theta B1' de 6 CALL LCMD d\theta B1' de 6 LD HL, DOTCMD d\theta B1'' de 2 CP de 2 d\theta C4'' FE 82 CP de 2H d\theta C4'' FE 82 CP de 2H d\theta C4'' EF 82 CP$	ØØA4 '	19			ADD	HL, DE
ØØA6' 32 Ø4Ø6' STORED: LD (CPDATA-NSFMT+FORMAT), A ØØA9' 3E E5 LD A, ØE5H ØØAE' 21 Ø167' LOADC: LD HL, LFDCMD ØØB1' Ø6 ØA LD B, ØAH ØØB3' CD Ø11B' CALL LCMD ØØB6' 21 Ø176' LD HL, LFDCMD ØØB9' Ø6 Ø6 LD B, ØAH ØØB9' Ø011B' CALL LCMD ØØB9' Ø11B' CALL LCMD ØØB9' Ø011B' CALL LCMD ØØB9' Ø011B' CALL LCMD ØØ66' 21 Ø274' LD HL, NMESSG ØØC6' CA Ø0C' JP Z, \$+6 ØØC6' CD Ø14A' CALL OUTM ØØC6' CD Ø14A' CALL OUTM ØØD0' JP Z, START ØD0A' C3 ØØ11 AND 1 OUTM ØD0A' C3 ØØD1' AP	ØØA5 '	7E			LD	А, М
ØØA9' 3E E5 LD A, ØE5H ØØAB' 32 Ø404' LD (DATA-NSFMT+FORMAT), A ØØAE' LD B, ØAH B, ØAH ØØB6' 21 Ø167' LOADC: LD B, ØAH ØØB6' 21 Ø176' LD HL, LFDCMD ØØB6' 21 Ø176' LD HL, DOTCMD ØØB6' 21 Ø176' LD HL, ONTCMD ØØB6' 66 LD B, 6 ØØB6' CD Ø11B' CALL LCMD ØØB6' Ø0D' JP Z, PROCED D ØØC4' FE S2 CP 82H ØØC6' CA ØØC7' D HL, WMESSG ØØC6' CA ØØC1' JP Z, \$46 ØØC7' D Ø14A' CALL IMPUT ØØD7 DA ØØ21' JP Z, \$TART ØØD7 CA ØØ66' JP LD HL, CRLF ØØD7 A Ø381' PROCED LD <td>ØØA6'</td> <td>32</td> <td>0406'</td> <td>STORED:</td> <td>T.D</td> <td></td>	ØØA6'	32	0406'	STORED:	T.D	
ØØAB' 32 Ø4Ø4' LD (DATA-NSFMT+FORMAT), A ØØAE' 21 Ø167' LOADC: LD HL, LFDCMD ØØB1' Ø6 ØA LD B, ØAH ØØB2' Ø11B' CALL LCMD ØØB5' CD Ø11B' LD HL, DOTCMD ØØB5' CD Ø11B' CALL LCMD ØØB5' CA Ø11B' CALL LCMD ØØB5' CA ØDD' JP Z, PROCED ØØC6' CA ØZ PROCED ØUC' ØØC6' CA ØZ QP Z, \$+6 ØØC6' CA ØZ QP Z, \$+6 ØØC6' CA ØZ QP Z, \$+6 ØØC7' CD Ø14A' CALL OUTM ØØD2' DA Ø21' JP Z, START JP ØØD3' CA ØØA' JP LOADC ØØD4' C3 ØA JP LOADC ØØD5' LD HL, CRLF ØE ØØD4'				0101000		
ØØAE* 21 Ø167' LOADC: LD HL, LFDCMD ØØB3' Ø6 LD B,ØAH ØØB3' ØC ØA LD B,ØAH ØØB3' ØC Ø11B' CALL LCMD ØØB6' 21 Ø176' LD HL,DOTCMD ØØB8' ØC ØC LD B,6 ØØB8' ØC ØD LD HL,OTCMD ØØB8' ØC ØD LD HL,OTCMD ØØB8' ØC ØD JP Z,PROCED ØØC1' 21 Ø2F4' LD HL,WESSG ØØC2' CD Ø138' CALL LOUTM ØØC2' CD Ø138' CALL INPUT ØØD2' DA Ø21' JP Z,START ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØA' JP Z,START ØØD8' JP JOADC ØØD' ØØD' ØØB5' S2 Ø134' LD HL,CRLF <td< td=""><td></td><td></td><td></td><td></td><td></td><td>•</td></td<>						•
ØØB1' Ø6 ØA LD B, ØAH ØØB3' CD Ø11B' CALL LCMD ØØB6' 21 Ø176' LD HL, DOTCMD ØØB8' CD Ø11B' CALL LCMD ØØ66' CA ØØDD' JP Z, PROCED ØØC6' CA ØØDC' JP Z, PROCED ØØC6' CA ØØCC' JP Z, \$46 ØØC6' CD Ø14A' CALL OUTM ØØC7' CD Ø14A' CALL INPUT ØØD2' DA ØØ21' JP Z, \$46 ØØD7' CA ØØØØ' JP Z, START ØØDA' C3 ØØA' JP LOADC ØØDA' C3 ØØA' JP LOADC ØØDA' C3 ØØA' JP LOADC ØØB8' 3E 2A CONTUE: LD HL, CRLF ØØE8' 21 Ø17' LD HL, CRLF GØA						
ØØB3' CD Ø11B' CALL LCMD ØØB6' 21 Ø176' LD HL, DOTCMD ØØB9' 66 Ø6 LD B, 6 ØØB8' CD Ø11B' CALL LCMD ØØB9' AØDD' JP Z, PROCED ØØC1' 11 Ø274' LD HL, RMESSG ØØC6' CA ØØCC' JP Z, S+6 ØØC6' CA ØØCC' JP Z, S+6 ØØC6' CD Ø138' CALL OUTM ØØC7' DA ØØ21' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD6' 21 Ø381' PROCED: LD HL, CRLF ØØD6' CA ØØ60' JP LOADC OUTM ØØD6' 21 Ø381' PROCED: LD HL, CRLF ØØE8' 21 Ø176' LD A, "*" OUTM ØØE8' 22 Ø177' LD				LOADC :		HL, LFDCMD
ØØB6' 21 Ø176' LD HL, DOTCMD ØØB9' Ø6 06 LD B, 6 ØØB8' CA ØØDC' JP Z, PROCED ØØC1' 21 Ø2F4' LD HL, MESSG ØØC2' ID Ø2F4' LD HL, MESSG ØØC6' CA ØØCC' JP Z, \$+6 ØØC5' CD Ø13E' CALL OUTM ØØC6' CA ØØCC' JP Z, \$+6 ØØC7' CD Ø14A' CALL OUTM ØØD2' DA Ø21' JP C, START ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØØ' JP LOADC ØØD8' CD Ø13E' CALL OUTM ØØD8' CD Ø13E' LD HL, ENTRY ØØE6' 22 Ø17' LD A, "*" ØØE6' 22 Ø17' LD A, "*" ØØE6' 22 Ø17' LD A, (STRACK-NSFMT+FORMAT)		Ø6	ØA		LD	в, ØАН
ØØB9' Ø6 Ø6 LD B,6 ØØBB' CD Ø11B' CALL LCMD ØØBE' CA ØØDD' JP Z,PROCED ØØC1' 21 Ø2F4' LD HL,RMESSG ØØC6' FE 82 CP 82H ØØC6' CA ØØCC' JP Z,S+6 ØØC7' CD Ø138' CALL INPUT ØØC7' CD Ø138' CALL INPUT ØØC7' CD Ø14A' CALL INPUT ØØ05' E6 Ø1 AND 1 ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØ8' JP Z,START ØØD8' C3 ØØAE' JP LOADC ØØD8' C3 ØØAE' JP LOADC ØØD8' CD Ø13E' LD HL,CRLF ØØE8' CD Ø13E' LD HL,CRLF ØØE8' CD Ø13E' LD HL,TTRY ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø118' CALL CMD ØØF1' 66 LD <t< td=""><td>ØØB3'</td><td>CD</td><td>Ø11B'</td><td></td><td>CALL</td><td>LCMD</td></t<>	ØØB3'	CD	Ø11B'		CALL	LCMD
ØØB9' Ø6 Ø6 LD B,6 ØØBB' CD Ø11B' CALL LCMD ØØB2' CA ØØDD' JP Z,PROCED ØØC4' FE 82 CP 82H ØØC5' CA ØØCC' JP Z,\$*66 ØØC5' CD Ø138' LD HL,RMESSG ØØC5' CD Ø138' CALL INPUT ØØC7' CD Ø138' CALL INPUT ØØC5' CD Ø14A' CALL INPUT ØØD2' DA ØØ21' JP C,DEXIT ØØD5' E6 Ø1 AND 1 ØØD5' E6 Ø1 JP Z,START ØØD6' JP Z,START ØØD7' CA ØØØØ' JP Z,START ØØD8' CD Ø13E' CALL OUTM ØØE5' 20 Ø17' LD HL,ENTRY Ø6E6' 20 Ø17' LD A,**'' Ø6E8' CD Ø134' CALL OUTPUT Ø6E8' CD Ø118' CALL LOMD Ø676' 47 LD A, STRACK-NSFM	ØØB6'	21	Ø176'		LD	HL, DOTCMD
ØØBB' CD Ø11B' CALL LCMD ØØBE' CA ØØDD' JP Z, PROCED ØØC1' 11 Ø2F4' LD HL, RMESSG ØØC4' FE 82 CP 82H ØØC5' CA ØØCC' JP Z, \$+6 ØØC6' CD Ø138' LD HL, MMESSG ØØC7' CD Ø138' CALL OUTM ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØØ JP Z, START ØØD7' CA ØØØØ JP LOADC ØØD7' CA ØØØØ JP LOAC ØØD7' DØ Ø13E' CALL OUTM ØØE6' 20 Ø177' LD HL, CRLF ØØE6' 20 Ø177' LD HL, CMTY ØØE6' 20 Ø177' LD A, "*" ØØE6' 22 Ø177' LD </td <td>ØØB9'</td> <td>Ø6</td> <td>Ø6</td> <td></td> <td>LD</td> <td></td>	ØØB9'	Ø6	Ø6		LD	
ØØBE' CA ØØDD' JP Z, PROCED ØØC1' 21 Ø2F4' LD HL, RMESSG ØØC6' FE 82 CP 82H ØØC6' CA ØØCC' JP Z, \$+6 ØØC6' CD Ø13E' CALL OUTM ØØC7' CD Ø13E' CALL INPUT ØØC7' CD Ø14A' CALL INPUT ØØD7' CD Ø068' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØ060' JP Z, START ØØD8' CA ØØ084' JP LOADC ØØD8' CA ØØ08' JP LOADC ØØD8' ID 64F LD HL, ENTRY ØØE6' CD Ø13E' CONTUE: LD A, *** ØØE6' CD Ø134' CALL OUTPUT OUTPUT ØØE7' G6 6 LD B, 6 GØF3' CD B18' ØØF6' 47 </td <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>-</td>	-					-
ØØC1' 21 Ø2F4' LD HL, RMESSG ØØC4' FE 82 CP 82H ØØC6' CA ØØCC' JP Z, \$+6 ØØC6' CD Ø13B' LD HL, RMESSG ØØCC' CD Ø13E' CALL OUTM ØØCC' CD Ø14A' CALL INPUT ØØD2' DA ØØ21' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD5' E6 Ø1 AND 1 ØØD6' CA ØØØØ' JP Z, START ØØD7' CA ØØØØ' JP LOADC ØØD8' CO Ø13E' CALL OUTM ØØE6' 20 Ø17C' LD HL, RTRY ØØE6' 20 Ø134' CALL OUTPUT ØØE7' 3A Ø3DE' LD HL, ATCMD ØØF1' Ø6 66 LD B, A ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT)						
ØØC4' FE 82 CP 82H ØØC6' CA ØØCC' JP Z, \$+6 ØØC7' CD Ø13E' CALL OUTM ØØC7' CD Ø13E' CALL OUTM ØØC7' CD Ø14A' CALL INPUT ØØD2' DA ØØ21' JP Z, START ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØØ' JP Z, START ØØD4' C3 ØØAE' JP LOADC ØØD4' C3 ØØAE' JP LOADC ØØD6' 21 Ø381' PROCED: LD HL, RLF ØØE6' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD HL, CNLF ØØE6' 22 Ø177' LD A, *** ØØE6' 22 Ø177' LD A, *** ØØE6' 22 Ø177' LD A, *** ØØE6' 20 Ø134' CALL OUTPUT ØØE6' 21 Ø17C' LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 LD B, A ØØF6'						
ØØC6' CA ØØCC' JP Z, \$+6 ØØC9' 21 Ø33Ø' LD HL, WMESSG ØØCC' CD Ø13E' CALL UDTM ØØCC' CD Ø13E' CALL INPUT ØØD2' DA ØØ21' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØØ' JP C, DEXIT ØØD8' E6 Ø1 AND 1 ØØD7' CA ØØØØ' JP LOADC ØØD8' C3 ØØAE' JP LOADC ØØD6' C3 ØØAE' JP LOADC ØØE0' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD (DOTCMD+1),HL ØØE8' CD Ø134' CONTUE: LD A, "*" ØØE8' CD Ø134' CALL OUTPUT ØØE6' 22 Ø177' LD HL,ATCMD ØØE8' CD Ø134' CALL OUTPUT ØØE6' 21 Ø17C' LD B,6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØ						· ·
ØØC9' 21 Ø33Ø' LD HL,WMESSG ØØCC' CD Ø13E' CALL OUTM ØØCF' CD Ø14A' CALL INPUT ØØD2' DA Ø021' JP C,DEXIT ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØ060' JP Z,START ØØD7' CA ØØ060' JP LOADC ØØD7' CA ØØ060' JP LOADC ØØD7' CA Ø060' JP LOADC ØØD7' CA Ø060' JP Z,START ØØD7 CA Ø08E' D HL,CRLF ØØE3' 21 D64F LD HL,CRLF ØØE6' 20 Ø134' CALL OUTM ØØE6' 21 Ø177' LD A, **" ØØE8' CD Ø134' CALL OUTPUT ØØE6' 47 LD B,A ØØF1' 86 G2 Ø107' JP Ø0F6' 47					-	
ØØCC' CD Ø13E' CALL OUTM ØØCF' CD Ø14A' CALL INPUT ØØD2' DA Ø021' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØ0' JP Z, START ØØDA' C3 ØØAE' JP LOADC ØØD0' 21 Ø381' PROCED: LD HL, CRIF ØØE0' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE9' 3E 2A CONTUE: LD A, **" ØØE8' CD Ø134' CALL OUTPUT ØØE7' 3A Ø3DE' LD HL, ATCMD ØØF1' Ø6 66 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' JP NZ, FMTRCK Ø106F' 3A Ø36C'						
ØØCF' CD Ø14A' CALL INPUT ØØD2' DA ØØ21' JP C, DEXIT ØØD5' E6 01 AND 1 ØØD7' CA ØØØØ' JP Z, START ØØDA' C3 ØØAE' JP LOADC ØØDD' 21 Ø381' PROCED: LD HL, CRLF ØØE6' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD HL, CRLF ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE8' CD Ø134' CONTUE: LD A, **'' ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' LD HL, ATCMD ØØF1' Ø6 LD B, 6 ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ, FMTRCK MATT ØØF6' 22 Ø107' JP NZ, FMTRCK ØØF6' 47 JP						· · · · · · · · · · · · · · · · · · ·
ØØD2' DA ØØ21' JP C, DEXIT ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØ0' JP Z, START ØØDA' C3 ØØAE' JP LOADC ØØDA' C3 ØØAE' JP LOADC ØØD4' C3 ØØAE' JP LOADC ØØD6' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD HL, CRLF ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE6' 22 Ø177' LD ML, PNTRY ØØE6' 22 Ø177' LD A, "*" ØØE6' 22 Ø177' LD HL, ATCMD ØØE6' CD Ø134' CALL OUTPUT ØØE6' CD Ø11B' CALL LCMD ØØF1' Ø6 6 LD B, 6 ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' JP NZ, FMTRC						OUTM
ØØD5' E6 Ø1 AND 1 ØØD7' CA ØØØØ' JP Z, START ØØDA' C3 ØØAE' JP LOADC ØØD' 21 Ø381' PROCED: LD HL, CRLF ØØEØ' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' LD HL, ATCMD ØØE8' CD Ø118' CALL LCMD ØØF6' 47 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø1Ø7' JP NZ, FMTRCK ØØF8' C2 Ø1Ø7' JP NZ, FMTRCK ØØF8' C2 Ø1Ø7' JP NZ, FMTRCK Ø104' C3 ØØØØ' JP START Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOT					CALL	INPUT
ØØD7' CA ØØØØ' JP Z, START ØØDA' C3 ØØAE' JP LOADC ØØDD' 21 Ø381' PROCED: LD HL, CRLF ØØEØ' CD Ø13E' CALL OUTM ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø118' LD HL, ATCMD ØØF1' Ø6 Ø6 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ, FMTRCK ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF7' 3A Ø3DE' LD A, STRACK ØØF7' 3A Ø306' JP NZ, FMTRCK ØØF7' 3A Ø36' LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' CALL OUTM Ø164' C3 ØØØØ'	ØØD2 '	DA	ØØ21'		JP	C, DEXIT
ØØDA' C3 ØØAE' JP LOADC ØØDD' 21 Ø381' PROCED: LD HL, CRLF ØØEØ' CD Ø13E' CALL OUTM ØØE3' 21 104F LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE8' CD Ø134' CALL OUTPUT ØØE6' 47 LD B, 6 GOTALL ØØF6' 47 LD B, A GOFA' ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØFA' B8 CP B ØØFA' B8 JP NZ, FMTRCK Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø104' 66 GE LD	ØØD5'	E6	Ø1		AND	1
ØØDA' C3 ØØAE' JP LOADC ØØDD' 21 Ø381' PROCED: LD HL, CRLF ØØEØ' CD Ø13E' CALL OUTM ØØE3' 21 1Ø4F LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE8' CD Ø134' CALL OUTPUT ØØE8' CD Ø134' CALL LCMD ØØF1' Ø6 6 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØFA' B8 CP B Ø16A' C3 Ø000' JP NZ, FMTRCK Ø164' C3 Ø000' JP START Ø100' CD ID B, 6 GALL COMD <td>ØØD7'</td> <td>CA</td> <td>0000 '</td> <td></td> <td>JP</td> <td>Z. START</td>	ØØD7'	CA	0000 '		JP	Z. START
ØØDD' 21 Ø381' PROCED: LD HL, CRLF ØØEØ' CD Ø13E' CALL OUTM ØØE3' 21 1Ø4F LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE9' 3E 2A CONTUE: LD A, "*" ØØE8' CD Ø134' CALL OUTPUT ØØE8' 21 Ø17C' LD HL, ATCMD ØØE6' 21 Ø17C' LD B, 6 ØØF1' Ø6 6 LD B, 6 ØØF1' Ø6 Ø6 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ, FMTRCK ØØF6' 21 Ø36C' ENDFMT: LD HL, FMESSG ØØF6' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø104' C3 Ø000' JP START Ø104' C3 Ø16' FMTRCK: LD HL, DOTCMD Ø104' <td< td=""><td>ØØDA</td><td>C3</td><td>ØØAE'</td><td></td><td></td><td>•</td></td<>	ØØDA	C3	ØØAE'			•
ØØEØ' CD Ø13E' CALL OUTM ØØE3' 21 1Ø4F LD HL,ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1),HL ØØE9' 3E 2A CONTUE: LD A,"*" ØØE8' CD Ø134' CALL OUTPUT ØØE6' 21 Ø17C' LD HL,ATCMD ØØE1' Ø6 Ø6 LD B,6 ØØF1' Ø6 Ø6 LD B,6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ,FMTRCK ØØF6' 47 JP NZ,FMTRCK ØØF6' 21 Ø36C' ENDFMT: LD HL,FMESSG Ø101' CD Ø13E' CALL OUTM Ø164' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL,DOTCMD Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL,OTCMD Ø104' 66 6 LD B,6 6 Ø106' CD				DROCED.		
ØØE3' 21 104F LD HL, ENTRY ØØE6' 22 Ø177' LD (DOTCMD+1), HL ØØE9' 3E 2A CONTUE: LD A, "*" ØØE8' CD Ø134' CALL OUTPUT ØØE8' 21 Ø17C' LD HL, ATCMD ØØE1' Ø6 6 LD B, 6 ØØF1' Ø6 6 LD B, 6 ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ, FMTRCK ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' JP NZ, FMTRCK ØØF8' C2 Ø107' JP NZ, FMTRCK ØØF8' C1 Ø13E' CALL OUTM Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø104' C3 Ø000' JP START Ø106' CD 011B' CALL LCMD <td></td> <td></td> <td></td> <td>raceb.</td> <td></td> <td>•</td>				raceb.		•
ØØE6' 22 Ø177' LD (DOTCMD+1),HL ØØE9' 3E 2A CONTUE: LD A,"*" ØØE8' CD Ø134' CALL OUTPUT ØØE8' 21 Ø17C' LD HL,ATCMD ØØF1' Ø6 Ø6 LD B,6 ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD B,A ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø1Ø7' JP NZ,FMTRCK ØØF8' C2 Ø1Ø7' JP NZ,FMTRCK ØØF8' C2 Ø1Ø7' JP NZ,FMTRCK ØØF8' C1 Ø13E' CALL OUTM Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL,DOTCMD Ø10A' Ø6 Ø6 LD B,6 CALL LCMD Ø10A' Ø6 Ø6 LD B,6 CALL LCMD Ø10A' Ø6 Ø6 LD B,6 CALL LCMD Ø10A' Ø6 Ø6 LD B,6 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
ØØE9' 3E 2A CONTUE: LD A, "*" ØØEB' CD Ø134' CALL OUTPUT ØØEE' 21 Ø17C' LD HL, ATCMD ØØF1' Ø6 LD B, 6 ØØF1' Ø6 LD B, 6 ØØF1' Ø6 CALL LCMD ØØF6' 47 LD B, A ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 JP NZ, FMTRCK ØØF8' C2 Ø107' JP NZ, FMTRCK ØØF8' C2 Ø107' JP NZ, FMTRCK ØØF8' C2 Ø107' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 6 LD B, 6 6 Ø10A' Ø6 GE LD B, 6 6						
ØØEB' CD Ø134' CALL OUTPUT ØØEE' 21 Ø17C' LD HL, ATCMD ØØF1' Ø6 LD B, 6 ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD B, A ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' JP NZ, FMTRCK ØØF8' C2 Ø107' JP START Ø0676' JP START Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD H., DOTCMD Ø104' Ø106' G108' Ø108' Ø108' Ø108' Ø108' Ø108' Ø108' Ø111' Ø11' Ø11'						
ØØEE' 21 Ø17C' LD HL, ATCMD ØØF1' Ø6 Ø6 LD B, 6 ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 88 CP B ØØF8' C2 Ø1Ø7' JP NZ, FMTRCK ØØF6' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø104' C3 ØØØØ' JP START Ø10A' Ø6 Ø6 Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 Ø6 LD B, 6 Ø10C' CD Ø11B' Ø10F' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG				CONTUE:	LD	A, "*"
ØØF1' Ø6 Ø LD B,6 ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD B,A ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØF6' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF6' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØF6' 20 0107' JP NZ, FMTRCK ØØFE' 21 036C' ENDFMT: LD HL, FMESSG Ø101' CD 013E' CALL OUTM Ø104' C3 0000' JP START Ø107' 21 0176' FMTRCK: LD HL, DOTCMD Ø10A' 06 06 LD B,6 Ø10A' 06 06 LD B,6 Ø10F' CA 00E9' JP Z, CONTUE Ø112' 21 02F4' LD HL, RMESSG	ØØEB'	CD	Ø134'		CALL	OUTPUT
ØØF1' Ø6 LD B,6 ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD B,A ØØF7' 3A Ø3DE' LD A,(STRACK-NSFMT+FORMAT) ØØF8' C2 Ø107' JP NZ,FMTRCK ØØF8' C2 Ø107' JP START Ø104' C3 ØØØ0' JP START Ø107' 21 Ø176' FMTRCK: LD HL,DOTCMD Ø10A' Ø6 66 LD B,6 6 Ø10C' CD Ø11B' CALL LCMD Ø10F' CA ØE9' JP Z,CONTUE Ø112' 21 Ø2F4' LD HL,RMESSG	ØØEE'	21	Ø17C'		LD	HL, ATCMD
ØØF3' CD Ø11B' CALL LCMD ØØF6' 47 LD B, A ØØF6' 47 LD A, (STRACK-NSFMT+FORMAT) ØØFA' B8 CP B ØØF6' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 6 LD B, 6 6 Ø10A' CA ØE9' JP Z, CONTUE Ø10F' CA ØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG	ØØF1'	Ø6	Ø6		LD	-
ØØF6' 47 LD B,A ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØFA' B8 CP B ØØFB' C2 Ø107' JP NZ, FMTRCK ØØFE' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 Ø6 LD B, 6 010C' CD 011B' Ø10F' CA ØØE9' JP Z, CONTUE 0112' 21 02F4' LD HL, RMESSG	ØØF3'					•
ØØF7' 3A Ø3DE' LD A, (STRACK-NSFMT+FORMAT) ØØFA' B8 CP B ØØFB' C2 Ø107' JP NZ, FMTRCK ØØFE' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 Ø6 LD B, 6 Ø10C' CD Ø11B' CALL LCMD Ø10F' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG			0110			
ØØFA' B8 CP B ØØFB' C2 Ø1Ø7' JP NZ, FMTRCK ØØFE' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø1Ø1' CD Ø13E' CALL OUTM Ø1Ø4' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø1ØA' Ø6 Ø6 LD B, 6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG			() 2DF			
ØØFB' C2 Ø1Ø7' JP NZ, FMTRCK ØØFE' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø1Ø1' CD Ø13E' CALL OUTM Ø1Ø4' C3 ØØØØ' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø1ØA' Ø6 Ø6 LD B, 6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG			UJDE			•
ØØFE' 21 Ø36C' ENDFMT: LD HL, FMESSG Ø101' CD Ø13E' CALL OUTM Ø104' C3 Ø000' JP START Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 66 LD B, 6 Ø10F' CA Ø0E9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMESSG			a			-
Ø1Ø1' CD Ø13E' CALL OUTM Ø1Ø4' C3 ØØØØ' JP START Ø1Ø7' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø1ØA' Ø6 66 LD B, 6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG						
Ø1Ø4' C3 ØØØØ' JP START Ø1Ø7' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø1ØA' Ø6 Ø6 LD B, 6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG				ENDFMT :	LD	HL, FMESSG
Ø107' 21 Ø176' FMTRCK: LD HL, DOTCMD Ø10A' Ø6 LD B, 6 Ø10C' CD Ø11B' CALL LCMD Ø10F' CA Ø699' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG					CALL	OUTM
Ø1ØA' Ø6 LD B,6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z,CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG		C3	0000 '		JP	START
Ø1ØA' Ø6 LD B,6 Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG	Ø107'	21	Ø176'	FMTRCK :	LD	HL, DOTCMD
Ø1ØC' CD Ø11B' CALL LCMD Ø1ØF' CA ØØE9' JP Z, CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG	Ø1ØA'	Ø6	Ø6			-
Ø1ØF' CA ØØE9' JP Z,CONTUE Ø112' 21 Ø2F4' LD HL, RMES SG						-
Ø112' 21 Ø2F4' LD HL, RMESSG						
CALL OUTM						
	9113	CD	NT 3E		CALL	OUTM

Ø118'	С3	ØØFE'		JP	ENDFMT
Ø11B'	11	ØØ5Ø	LCMD:	LD	DE, 5ØH
Ø11E'	7E			LD	A,M
ØllF'	12			LD	(DE),A
Ø12Ø'	23			INC	HL
ø121 ·	13			INC	DE
Ø122'	ø5			DEC	B
Ø123 '		Ø11E'		JP	NZ, LCMD+3
0125	Cz	DIIL		UP	NZ, LCMD+3
Ø126'		EF	ECMD:	OUT	(ØEFH),A
Ø128'	1B			DEC	DE
Ø129'	1A			LD	A, (DE)
Ø12A'	B7			OR	A
Ø12B'	CA	Ø129'		JP	Z, ECMD+3
Ø12E'	3A	ØØ53		LD	A, (53H)
Ø131'	FE	40		CP	4ØH
Ø133'	C9			RET	
Ø134'		Ø172'	OUTPUT:	LD	HL, SOCMD+1
Ø137'		Ø5		LD	в,5
Ø139'	77			LD	M,A
Ø13A'	2B			DEC	HL
Ø13B'	C3	Ø11B'		JP	LCMD
Ø13E	7E		OUTM:	LD	А,М
Ø13F'	B7			OR	A
Ø14Ø'	C8			RET	Z
Ø141'	E5			PUSH	HL
Ø142'	CD	Ø134'		CALL	OUTPUT
Ø145'	E1			POP	HL
Ø146'	23			INC	HL
Ø147'	С3	Ø13E'		JP	OUTM
Ø14A'	21	ØØ3F	INPUT:	LD	HL,3FH
Ø14D'		40	1	LD	A,40H
Ø14F'	96			SUB	M
Ø15Ø'		Ø14D'		JP	NZ, INPUT+3
Ø153'	77	0140		LD	M,A
Ø154'	2B			DEC	HL
Ø154 Ø155'	2B 7E			LD	
Ø155'	F5				A,M
Ø157'		Ø134'		PUSH	AF
		NT 24		CALL	OUTPUT
Ø15A'	F1	75		POP	AF
Ø15B'		7F		AND	7FH
Ø15D'		3Ø		CP	ЗЙН
Ø15F'	D8			RET	C
Ø16Ø'	-	34		CP	34H
Ø162'	3F			CCF	
Ø163'	D8			RET	С
Ø164'		Ø3		AND	3
Ø166'	C9			RET	
				PAGE	

Ø167' Ø168' Ø16A' Ø16B' Ø16D' Ø16F' Ø17Ø'	A1 Ø384' ØØ ØØEE 1Ø3Ø 25 ØØ	LFDCMD:	DB DW DB DW DW DB DB	ØA1H FORMAT Ø ECODE-FORMAT 1Ø3ØH 25H Ø
Ø171' Ø172' Ø173' Ø174' Ø175'	2B ØØ ØØ 25 ØØ	SOCMD:	DB DB DB DB DB	2BH Ø 25H Ø
Ø176' Ø177' Ø179' Ø17A' Ø17B'	A2 1Ø3Ø ØØ 25 ØØ	DOT CMD :	DB DW DB DB DB	ØA2H 1030H Ø 25H Ø
Ø17C' Ø17D' Ø17F' Ø18Ø' Ø181'	A2 1114 ØØ 25 ØØ	ATCMD :	DB DW DB DB DB	ØA2H ADVTRK Ø 25H Ø
Ø182' Ø183' Ø184'	23 28 50	STABLE :	DB DB DB	35 40 80
Ø185' Ø186' Ø187' Ø188' Ø189' Ø188' Ø188'	90 A0 C0 00 F0 D0 E0	TYPE :	DB DB DB DB DB DB DB PAGE	90H 0A0H 0C0H 0 0F0H 0D0H 0E0H

•

PAGE 1-5

Ø18C'	ØDØA	SMESSG:	DW	CRLFS
Ø18E'	4E 6F 72 74		DB	"North Star Compatable 5 1/4 inch Format Program"
Ø192'	68 20 53 74			
Ø196'	61 72 20 43			
Ø19A'	6F 6D 7Ø 61			
Ø19E'	74 61 62 6C			
Ø1A2'	65 20 35 20			
Ø1A6'	31 2F 34 2Ø			
Ølaa'	69 6E 63 68			
Ølae'	2Ø 46 6F 72			
Ø1B2'	6D 61 74 20			
Ø1B6'	5Ø 72 6F 67			
Ø1BA'	72 61 6D			
Ø1BD'	ØDØA		DW	CRLFS
Ø1BF'	53 65 6C 65		DB	"Select a Drive (Ø, 1, 2, or 3): "
Ø1C3'	63 74 20 61			
Ø1C7'	20 44 72 69			
Ø1CB'	76 65 20 28			
ØlCF	20 30 2C 20			
Ø1D3'	31 2C 2Ø 32			
Ø1D7'	2C 2Ø 6F 72			
Ø1DB' Ø1DF'	20 33 20 29			
ØlEl'	3a 2ø øø			a
Ø1E2'	ØDØA	DUMOOG	DB	Ø
Ø1E4'	49 6D 7Ø 72	BMESSG:		CRLFS
Ø1E8'	6F 7Ø 65 72		DB	"Improper input - returning to start of program"
ØlEC'	20 69 6E 70			
Ølfø'	75 74 20 2D			
Ø1F4'	20 72 65 74			
Ø1F8'	75 72 6E 69			
ØIFC'	6E 67 2Ø 74			
0200	6F 2Ø 73 74			
0204 '	61 72 74 20			
0208	6F 66 20 70			
Ø2ØC'	72 6F 67 72			
Ø21Ø'	61 6D			
Ø212'	ØDØA		DW	CRLFS
Ø214 '	00		DB	0
Ø215'	ØDØA	DMESSG:	DW	CRLFS
Ø217'	53 65 6C 65		DB	"Select double density (1) or single density (Ø): "
Ø21B'	63 74 20 64			
Ø21F'	6F 75 62 6C			
Ø223'	65 20 64 65			
Ø227'	6E 73 69 74			
Ø22B'	79 20 28 20			
Ø22F'	31 20 29 20			
Ø233'	6F 72 2Ø 73			
Ø237'	69 6E 67 6C			
Ø23B'	65 20 64 65			
Ø23F'	6E 73 69 74			
Ø243'	79 20 28 20			
Ø247'	30 20 29 3A			
Ø24B'	20			-
Ø24C'	00 777		DB	0
024D' 024F'	ØDØA	LMESSG:		CRLFS
U47E	53 65 6C 65		DB	"Select the number of tracks ($\emptyset=35$, $1=4\emptyset$, $2=8\emptyset$): "

DJDMA/FOI	RMAT.	ASN	15	INCH	12-20-81		MACRO-80	3.36	17-Mar	-8Ø		PAGE	1-6				
Ø253' Ø257'	63																
	68																
025B' 025F'		6D															
Ø263'		20															
Ø263'	210 63	74 6 D															
Ø26B'		20															
Ø26F'		35															
Ø273'		35 3D															
Ø277'		20															
Ø27B'		30															
Ø27F'	3A		20	23													
Ø281'	ØØ	~~					DB	ø									
Ø282'	ØDØ	A				NMESSG:		CRLFS									
Ø284 '		65	6C	65			DB	-	North	Star (Ø	Or CE/		1) dat:		tibility	
Ø288'	63						00	Derect	HOLCH I	ocur (• • •		a compa	CIDIIICY	•
Ø28C'	6F																
Ø29Ø'		53															
Ø294 '		2Ø															
Ø298'		2Ø															
Ø29C'	6F	72	2Ø	43													
Ø2AØ'	5Ø	2F	4D	2Ø													
Ø2A4 '	28	2Ø	31	2Ø													
Ø2A8 '	29	2Ø	64	61													
Ø2AC'	74	61	2Ø	63													
Ø2BØ'	6F	6D	7Ø	61													
Ø2B4 '		69															
Ø2B8 '	6C		74	79													
Ø2BC'	3A	2Ø															
Ø2BE'	ØØ						DB	ø									
Ø2BF'	ØDØ	A				HMESSG:	DW	CRLFS									
Ø2C1'		65					DB	"Select	single	(Ø)	or	double	1) sided	media	: "	
Ø2C5 '	63								-								
Ø2C9 '	69																
Ø2CD'	65																
Ø2D1	3Ø																
Ø2D5'	6F																
		76															

1

Ø2D9'

Ø2DD'

Ø2E1'

Ø2E5'

Ø2E9'

Ø2ED'

Ø2F1'

Ø2F3'

Ø2F4'

Ø2F6'

Ø2FA'

Ø2FE'

Ø3Ø2'

0306

Ø3ØA'

Ø3ØE'

Ø312'

Ø316'

Ø31A'

Ø31E'

Ø322'

Ø326'

6F 75 62 6C

65 20 28 20

31 20 29 20

73 69 64 65

64 20 6D 65

64 69 61 20

44 72 69 76

65 2Ø 6E 6F

74 20 72 65

61 64 79 20

2D 2Ø 72 65

73 74 61 72

74 20 70 72

6F 67 72 61

6D 3F 2Ø 28

20 30 20 29

2Ø 6F 72 2Ø

63 79 63 6C

65 20 28 20

3A 2Ø

ØDØA

ØØ

DB Ø RMESSG: DW CRLFS DB "Drive not ready - restart program? (Ø) or cycle (1): "

DIDMA	FORMAT.	ASM	5	TNCH	12-20-8
DODER	/ FURPIAL .	Mori	5	THCH	12-20-01

B1 MACRO-80 3.36 17-Mar-80

PAGE 1-7

Ø32A'	31 20 2	29 3A			
Ø32E'	2Ø				
Ø32F'	ØØ			DB	Ø
Ø33Ø'	ØDØA		WMESSG:	DW	CRLFS
Ø332'	57 72 6	59 74		DB	"Write protected - restart program? (Ø) or cycle (1): "
Ø336'	65 20 7	7Ø 72			· · · · · · · · · · · · · · · · · · ·
Ø33A'	6F 74 6	55 63			
Ø33E'	74 65 6	54 20			
Ø342'	2D 2Ø 7				
Ø346'	73 74 6				
Ø34A'	74 20 7				
Ø34E'	6F 67 7				
Ø352'	6D 3F 2				
Ø356'	20 30 2				
Ø35A'	20 6F 7				
Ø35E'	63 79 6				
Ø362'	65 20 2				
Ø366'		29 3A			
Ø36A'	20	.,			
Ø36B'	ØØ			DB	Ø
Ø36C'	ØDØA		FMESSG:		CRLFS
Ø36E'	46 6F 7	72 ED		DB	
Ø372'	61 74 7			DB	"Formatting finished"
Ø376'	6E 67 2				
Ø37A'	69 6E 6				
037E'					
	68 65 6	54			
Ø381'	ØDØA		CRLF:	DW	CRLFS
Ø383'	00			DB PAGE	0


a20.41						•
Ø384'				FORMAT	EQU	Ş
					.PHASE	1030H
1030		ØØ		NSFMT:	LD	A,Ø
1Ø32		ØØA6			CALL	SDRIVE
1Ø35	CØ				RET	NZ
1036	DD	36 ØB	ØØ		LD	(IX+ØBH),Ø
1Ø3A	FD	7E Ø2			LD	A, (IY+2)
1Ø3D	F6				OR	ØEH
1Ø3F	-	4004			LD	(4004H),A
1042		ØØA9			CALL	HSYNC
1045		82		NREXIT:		A. 82H
1047	C8	02		NREAT :		Z Z
1048		ØØAØ		mpa ava .	RET	-
1048 1048				TRACKØ:		HOME
	CB				BIT	5,M
104D		F6			JR	Z,NREXIT
104F		36 ØB	00	ENTRY:	LD	(IX+ØBH),Ø
1053		111C			LD	A, (TRACK)
1056		BE Ø1			CP	(IY+1)
1059	C4	ØØA3			CALL	NZ, SEEK
105C	3A	4003			LD	A, (4003H)
1Ø5F	E6	4Ø			AND	4ØH
1061	3E	9Ø			LD	A, 90H
1063	CØ				RET	NZ
1064		36 ØA	80		LD	(IX+ØAH),80H
1068		ØØA9	00	WSECTØ:		HSYNC
1Ø6B		D8		NODCID:	JR	Z,NREXIT
106D	AF	20			XOR	A
106E		BE ØA				
1071	20				CP	(IX+ØAH)
1073		F 5 9Ø			JR	NZ, WSECTØ
					LD	А, 90Н
1075		4007			LD	(CONTRL),A
1078		4001			LD	HL,DISKD
1Ø7B	ØE				LD	С,Ø
1Ø7D		71 Ø9			LD	(IX+9),C
1080	Ø6	11			LD	B,11H
1082	3E	ØØ			LD	A,Ø
1083				DEN1	EQU	\$-1
1084	1F				RRA	•
1Ø85	3E	64			LD	А,64Н
1Ø87	зø	ØF			JR	NC, CSTART
1089	3E	18			LD	A,18H
108A				STRACK	EQU	\$-1
1Ø8B	1F				RRA	T -
1Ø8C	C6	Ø5			ADD	A,5
108E		BE Ø1			CP	(IY+1)
1091	9F	DP DT			SBC	
1092	E6	10				A, A
1094					AND	1ØH
	F6				OR	24H
1096	Ø6				LD	в,20н
1Ø98	32	4006		CSTART:	LD	(4006H),A
1Ø9B	36	ØØ		ZEROW:	LD	м,Ø
109D	E3	~~		2010011	EX	(SP),HL
109E	E3				EX	(SP),HL
109F		FA			DJNZ	ZEROW
1ØA1		1083				
10A1 10A4	B7	1000			LD	A, (DEN1)
	57				OR	A

,


1 0 1 5	~~	7 4			
1ØA5		04		JR	Z,LASTS
1ØA7		FB		LD	M,ØFBH
1ØA9	Е3			EX	(SP),HL
1ØAA	Е3			EX	(SP),HL
1ØAB	36	FB	LASTS:	LD	м,Øfbh
1ØAD	Ø6	5C		LD	в, 5Сн
1ØAF	1E	20		LD	E,20H
1ØBØ			DATA	EOU	\$-1
1ØB1	16	20		LD	D, 20H
1ØB2	10	20	CPDATA	EQU	S-1
1083	AF		CFDAIA	XOR	A A
10B3	E3				
			D1LOOP:	EX	(SP),HL
1085	E3			EX	(SP),HL
1086	73			LD	M,E
1ØB7	AB			XOR	E
1ØB8	Ø7			RLCA	
1ØB9	1Ø	F9		DJNZ	DILOOP
10BB	Ø6	51		LD	B,51H
1ØBC			DEN2	EQU	\$-1
1ØBD	E3			EX	(SP),HL
1ØBE	E3			EX	(SP),HL
1ØBF	72			LD	M,D
1000	ÂĂ			XOR	D
løci	Ø7			RLCA	D
1002	ø8				
				EX	AF,AF'
10C3	7B			LD	A,E
10C4		1ØB2		LD	(CPDATA),A
10C7	Ø8			EX	AF,AF'
10C8	E3			EX	(SP),HL
1ØC9	E3			EX	(SP),HL
1ØCA	73			LD	M,E
1ØCB	AB			XOR	E
1ØCC	Ø7			RLCA	
10CD	E3		D2LOOP:		(SP),HL
1ØCE	E3			EX	(SP),HL
1ØCF	73			LD	M,E
1000	AB			XOR	E
10D1	Ø7			RLCA	Б
10D2	E3				(00)
				EX	(SP),HL
10D3	E3			EX	(SP),HL
10D4	73			LD	M,E
10D5	AB			XOR	E
1ØD6	Ø7			RLCA	
1ØD7		F4		DJNZ	D2LOOP
1ØD 9	E3			EX	(SP),HL
10DA	E3			EX	(SP),HL
1ØDB	77			LD	M,A
1ØDC	3A	1083		LD	A, (DEN1)
1ØDF	B7			OR	Α
1ØEØ	06	11		LD	B,11H
IØE2		Ø2		JR	Z,\$+4
1ØE4	ø6			LD	В,20Н
10E4 10E6	E3		TT OOD -		
10E0 10E7	E3		ILOOP:	EX	(SP),HL
				EX	(SP),HL
1028	73	4000		LD	M,E
10E9		4003		LD	A, (STATUS)
1ØEC		10		AND	INDEX
1ØEE		F6		JR	Z,ILOOP
1ØFØ	ØC			INC	С


JDMA/FOI	RMAT.ASM 5 INCH	12-20-81	MACRO-8	Ø 3.36 17-Ma	r-80 PAGE 1-10
1ØF1	ЗЕ ØА		LD	a,øah	
1ØF3	B9		CP	С	
1ØF4	20 A5		JR	NZ, ZEROW	
1ØF6	ØE ØØ		LD	C,Ø	
1ØF8	3A 111D		LD	A,(DSIDE)	
løfb	EE ØØ		XOR	Ø	
løfc		DFLAG	EQU	Ş - 1	
lØFD	32 111D		LD	(DSIDE),A	
1100	28 ØC		JR	Z, FTDONE	
11Ø2	FD 7E Ø2		LD	A,(IY+2)	
1105	F6 ØE		OR	ØEH	
1107	E6 FD		AND	ØFDH	
1109	32 4004		LD	(4004H),A	
11ØC	18 8D		JR	ZEROW	
11ØE	32 4007	FTDONE:	LD	(CONTRL),A	;turn off write gate
1111	3E 4Ø		LD	А,4ØН	
1113	C9		RET		
1114	3A 111C	ADVTRK :	LD	A, (TRACK)	get the current track;
1117	3C		INC	A	advance track value
1118	32 111C		LD	(TRACK),A	;update the track value
111B	C9		RET		;return with track value
111C	ØØ	TRACK:	Ø		
111D	ØØ	DSIDE:	ø		
			.DEPHAS	E	
Ø472'		ECODE	EQU	Ş	
			END		


COMPONENT LAYOUT/SCHEMATIC




Disk Jockey / DMA Component Layout









C 1980 G. MORROW

