[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: CF IDE card checkout and final assembly problem

First of all, I want to thank everyone for their generous time and suggestions in resolving my Drive Selection problem.  As John accurately points out, there is a wide variety of old equipment out there and sometimes you have to be prepared for the situations like this - mixing the old and the new.

That being said, however, is why I got the old IMSAI out of the closet after many years - I really miss the tangle of cords, probes, extender cards, and smell of smoke (that usually brings the wife into the room).

I look forward to building more of the 'new' boards - I already have the ZFDC and the Ram/Rom is on order.   The CPU should be next but I with the IMSAI and the Front panel, well, I hate to give that up so quickly.
So, I may have to deal with more of these little quirks that arise from this chassis, front panel, and a 1977 CPU - and that is ok with me...

Shown below is what my drive select now looks like -  Originally I looped the FF clock through unused gates just to get some delay, but then I took Dave's (yoda) idea and simply inverted the signal from U15 pin1 through a unused gate (U15 pins 4,5,6) and back to U16 pin 3.  This places the RISING edge square in the middle of my data on DO0 and the Flip flop changes as it should.  Is it perfect?  Probably not, but it may work for others out there fighting similar timing issues.

Thanks again to all,

Shown in the diagram is the Clock and Data inputs (pins 3 and 2) at the Flip Flop:

Data bit 0 (Drive A):

Data bit 1 (Drive B):